{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:19Z","timestamp":1761581119563},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Instrum. Meas."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tim.2013.2278998","type":"journal-article","created":{"date-parts":[[2013,8,30]],"date-time":"2013-08-30T18:02:56Z","timestamp":1377885776000},"page":"295-303","source":"Crossref","is-referenced-by-count":38,"title":["A 7.65-mW 5-bit 90-nm 1-Gs\/s Folded Interpolated ADC Without Calibration"],"prefix":"10.1109","volume":"63","author":[{"given":"Stefano","family":"D'Amico","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Cocciolo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Annachiara","family":"Spagnolo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcello","family":"De Matteis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Baschirotto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2161026"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.876545"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1499","DOI":"10.1109\/JSSC.2005.847215","article-title":"A 6-bit 1.2-GS\/s low-power flash-ADC in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> digital CMOS","volume":"40","author":"sandner","year":"2005","journal-title":"IEEE J Solid-State Cir"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004326"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826317"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref19","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm setup}{+}{\\rm hold}$<\/tex><\/formula> time","author":"schinkel","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852157"},{"key":"ref3","first-page":"151","article-title":"A 7.65 mW 5 bits 90 nm 1 Gs\/s ADC folded-interpolated without calibration","author":"d'amico","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref6","article-title":"A 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4b ADC in a 90 nm digital CMOS process","author":"van der plas","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523152"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.887404"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1499","DOI":"10.1109\/JSSC.2005.847215","article-title":"A 6-bit 1.2-GS\/s low-power flash-ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> digital CMOS","volume":"40","author":"sandner","year":"2005","journal-title":"IEEE J Solid State Cicuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.852698"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.nima.2008.08.073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342767"},{"key":"ref22","first-page":"61","article-title":"A 6-bit pipelined analog-to-digital converter with current-switching open-loop residue amplification","author":"hsieh","year":"2008","journal-title":"Proc IEEE ASSCC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585934"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5326002"},{"key":"ref23","first-page":"381","article-title":"A 6-bit, 1.2-GS\/s ADC with wideband THA in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"chen","year":"2008","journal-title":"Proc IEEE ASSCC"}],"container-title":["IEEE Transactions on Instrumentation and Measurement"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/19\/6701346\/06588283.pdf?arnumber=6588283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:45Z","timestamp":1642005105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6588283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tim.2013.2278998","relation":{},"ISSN":["0018-9456","1557-9662"],"issn-type":[{"value":"0018-9456","type":"print"},{"value":"1557-9662","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}