{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T00:28:35Z","timestamp":1771979315044,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100011033","name":"Spanish Agencia Estatal de Investigaci?n","doi-asserted-by":"publisher","award":["PID2020-114110RA-I00"],"award-info":[{"award-number":["PID2020-114110RA-I00"]}],"id":[{"id":"10.13039\/501100011033","id-type":"DOI","asserted-by":"publisher"}]},{"name":"CSIC Spanish Recovery, Transformation and Resilience Plan"},{"name":"Recovery and Resilience Facility of the European Union","award":["2020\/2094"],"award-info":[{"award-number":["2020\/2094"]}]},{"name":"Recovery and Resilience Facility of the European Union","award":["20219PT007"],"award-info":[{"award-number":["20219PT007"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Instrum. Meas."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/tim.2024.3381286","type":"journal-article","created":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T19:12:02Z","timestamp":1711393922000},"page":"1-3","source":"Crossref","is-referenced-by-count":7,"title":["Characterization of 65-nm CMOS Integrated Resistors in the Cryogenic Regime"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2734-253X","authenticated-orcid":false,"given":"Jorge","family":"Marqu\u00e9s-Garc\u00eda","sequence":"first","affiliation":[{"name":"Group of Electronic Design (GDE), Aragón Institute of Engineering Research (I3A), Zaragoza, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8617-5703","authenticated-orcid":false,"given":"Jorge","family":"P\u00e9rez-Bail\u00f3n","sequence":"additional","affiliation":[{"name":"Institute of Nanoscience and Materials of Aragón (INMA-CSIC), Zaragoza, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0182-7723","authenticated-orcid":false,"given":"Santiago","family":"Celma","sequence":"additional","affiliation":[{"name":"Group of Electronic Design (GDE), Aragón Institute of Engineering Research (I3A), Zaragoza, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8236-825X","authenticated-orcid":false,"given":"Carlos","family":"S\u00e1nchez-Azqueta","sequence":"additional","affiliation":[{"name":"Group of Electronic Design (GDE), Aragón Institute of Engineering Research (I3A), Zaragoza, Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838410"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830309"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.107.035437"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2023.3315393"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2021.3072808"},{"key":"ref6","volume-title":"MOSFET Modeling and BSIM3 User\u2019s Guide","author":"Chen","year":"1999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.1099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2986722"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.3229"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737549"},{"key":"ref11","first-page":"421","article-title":"Poly resistor modeling over a wide range of geometries and their different temperature and voltage behaviour for a HV CMOS process","volume-title":"Proc. 15th Int. Conf. Mixed Design Integr. Circuits Syst.","author":"Pflanzl"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1103\/physrevx.10.011064"},{"key":"ref13","first-page":"77","article-title":"Material properties at low temperature","volume":"5","author":"Duthil","year":"2014"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.41.3060"}],"container-title":["IEEE Transactions on Instrumentation and Measurement"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/19\/10367905\/10478614.pdf?arnumber=10478614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,12]],"date-time":"2024-04-12T06:40:37Z","timestamp":1712904037000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10478614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/tim.2024.3381286","relation":{},"ISSN":["0018-9456","1557-9662"],"issn-type":[{"value":"0018-9456","type":"print"},{"value":"1557-9662","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}