{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T14:49:54Z","timestamp":1758811794557,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004504","name":"Research Council of Lithuania","doi-asserted-by":"crossref","award":["S-A-UEI-23-1 (22-12-2023)"],"award-info":[{"award-number":["S-A-UEI-23-1 (22-12-2023)"]}],"id":[{"id":"10.13039\/501100004504","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Internal Grant Agency of Brno University of Technology","award":["FEKT-S-23-8191"],"award-info":[{"award-number":["FEKT-S-23-8191"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Instrum. Meas."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/tim.2024.3427752","type":"journal-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:26:02Z","timestamp":1724693162000},"page":"1-11","source":"Crossref","is-referenced-by-count":1,"title":["Design of Phase-Locked Loop Using Special Analog Multipliers and Voltage Buffers: Demodulation of Transposed Signals From Sensors"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-4570-8592","authenticated-orcid":false,"given":"Marek","family":"Svoboda","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2430-1815","authenticated-orcid":false,"given":"Roman","family":"Sotner","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7084-6210","authenticated-orcid":false,"given":"Ladislav","family":"Polak","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9487-5024","authenticated-orcid":false,"given":"Jan","family":"Jerabek","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1261-0917","authenticated-orcid":false,"given":"Winai","family":"Jaikla","sequence":"additional","affiliation":[{"name":"King Mongkut’s Institute of Technology Ladkrabang, Bangkok, Thailand"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9862-8917","authenticated-orcid":false,"given":"Darius","family":"Andriukaitis","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Faculty of Electrical and Electronics Engineering, Kaunas University of Technology, Kaunas, Lithuania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Design of monolithic phase-locked loops and clock recovery circuits\u2014A tutorial","author":"Razavi","year":"1996","journal-title":"Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2910247"},{"volume-title":"Wireless Communications Design Handbook: Interference Into Circuits: Aspects of Noise, Interference, and Environmental Concerns","year":"1998","author":"Perez","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3035023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3208273"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2021.3085237"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140605"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937552"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2019.2913665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959479"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/BIYOMUT.2015.7369449"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2020.3012996"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3190796"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3092525"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2022.111734"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.845184"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/s23073422"},{"key":"ref19","first-page":"36","article-title":"An analysis and performance evaluation of a passive filter design technique for charge pump phase-locked loops","volume-title":"Proc. RF EXPO WEST","author":"Keese"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"volume-title":"PLL Performance, Simulation, and Design","year":"2017","author":"Banerjee","key":"ref21"},{"volume-title":"Analog Integrated Circuit Design","year":"2008","author":"Johns","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1975.9735"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2019.106542"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351378"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.1985.6311946"},{"volume-title":"Small Signal Schottky Diodes","year":"2001","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2020.3045187"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2023.3273648"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2016.2613124"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1161\/01.CTR.101.23.e215"}],"container-title":["IEEE Transactions on Instrumentation and Measurement"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/19\/10367905\/10648767.pdf?arnumber=10648767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,7]],"date-time":"2024-10-07T17:44:09Z","timestamp":1728323049000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10648767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/tim.2024.3427752","relation":{},"ISSN":["0018-9456","1557-9662"],"issn-type":[{"type":"print","value":"0018-9456"},{"type":"electronic","value":"1557-9662"}],"subject":[],"published":{"date-parts":[[2024]]}}}