{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:16:01Z","timestamp":1771517761338,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute of Information and Communications Technology Planning and Evaluation","doi-asserted-by":"publisher","award":["RS-2022-II221037"],"award-info":[{"award-number":["RS-2022-II221037"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Information Technology Research Center","award":["IITP-2024-RS-2024-004380007"],"award-info":[{"award-number":["IITP-2024-RS-2024-004380007"]}]},{"name":"National Research Foundation of Korea (NRF) through Korean Government [Ministry of Science and ICT (MSIT)]","award":["RS-2024-00334247"],"award-info":[{"award-number":["RS-2024-00334247"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Instrum. Meas."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/tim.2024.3488135","type":"journal-article","created":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T17:50:27Z","timestamp":1730310627000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Per-DFE Offset Measurement and Cancellation of Weighted-VREF-Based Loop-Unrolled DFE for Memory Interfaces"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0472-0542","authenticated-orcid":false,"given":"Yong-Un","family":"Jeong","sequence":"first","affiliation":[{"name":"Department of Semiconductor Systems Engineering, Sejong University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063162"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2763199"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3224743"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193354"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3222203"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883730"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051478"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2018.2888917"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2020.3031205"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2014.2317298"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114205"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883395"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870286"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830454"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218620"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417906"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2993569"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2971558"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278805"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387468"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2926152"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3391378"},{"key":"ref24","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2858810"},{"key":"ref26","volume-title":"Graphics Double Data Rate (GDDR6) SGRAM","year":"2018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2850148"}],"container-title":["IEEE Transactions on Instrumentation and Measurement"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/19\/10367905\/10739359.pdf?arnumber=10739359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T12:15:20Z","timestamp":1732709720000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10739359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/tim.2024.3488135","relation":{},"ISSN":["0018-9456","1557-9662"],"issn-type":[{"value":"0018-9456","type":"print"},{"value":"1557-9662","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}