{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,19]],"date-time":"2025-04-19T04:05:06Z","timestamp":1745035506794,"version":"3.40.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"French Higher Education Ministry and in part by French National Research Agency","award":["ANR-21-CE19-0044-01"],"award-info":[{"award-number":["ANR-21-CE19-0044-01"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Instrum. Meas."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/tim.2025.3556820","type":"journal-article","created":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T21:12:35Z","timestamp":1743541955000},"page":"1-13","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Power High-Immunity Capacitive-Isolation CMOS Information Transmission System"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8193-9703","authenticated-orcid":false,"given":"Ming","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Physics, University of Paris-Saclay, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5792-0073","authenticated-orcid":false,"given":"Nicolas","family":"Llaser","sequence":"additional","affiliation":[{"name":"College LPO Dorian, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0761-x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2385251"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2008.918284"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2022.3164890"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2559798"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.24018\/ejeng.2023.8.3.3038"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2024.3413177"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2021.3055829"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-smt:20080112"},{"volume-title":"IsoVu Optically Isolated DC-1 GHz Measurement System Offers >120 dB CMRR With 2kV Common Mode Range","year":"2016","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SENSOR.1995.717082"},{"volume-title":"Wireless\/Contactless Power Supply: -Inductively Coupled Resonant Converter Solutions","year":"2009","author":"Hu","key":"ref12"},{"volume-title":"Intrinsic safety isolation with capacitive coupling","year":"2018","author":"Stone","key":"ref13"},{"volume-title":"Digital isolator with communication across an insolation barrier","year":"2011","author":"Crawley","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3066980"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2016.7468207"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2018.8494292"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS50681.2021.9462756"},{"key":"ref19","first-page":"1","article-title":"Analysis and design of a capacitive-isolation-based information transmission system","volume-title":"Proc. Int. Conf. Analog VLSI Circuits","author":"Khan"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6501\/ace92a"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2005.207079"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108790"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.1999.750474"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1002\/9780470891179","volume-title":"CMOS Circuit Design, Layout and Simulation","author":"Baker","year":"2010"}],"container-title":["IEEE Transactions on Instrumentation and Measurement"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/19\/10764799\/10947250.pdf?arnumber=10947250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T04:54:09Z","timestamp":1744952049000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10947250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/tim.2025.3556820","relation":{},"ISSN":["0018-9456","1557-9662"],"issn-type":[{"type":"print","value":"0018-9456"},{"type":"electronic","value":"1557-9662"}],"subject":[],"published":{"date-parts":[[2025]]}}}