{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T17:17:25Z","timestamp":1722014245463},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Intell. Transport. Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tits.2011.2170976","type":"journal-article","created":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T20:08:32Z","timestamp":1320178112000},"page":"437-448","source":"Crossref","is-referenced-by-count":8,"title":["FPGA-Based Track Circuit for Railways Using Transmission Encoding"],"prefix":"10.1109","volume":"13","author":[{"given":"\u00c1lvaro","family":"Hernandez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. C.","family":"Perez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Jes\u00fas","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jimenez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. C.","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Espinosa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Mazo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Urena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"fan","year":"1996","journal-title":"Sequence Design for Communications Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2003.822962"},{"key":"ref12","author":"kasami","year":"1969","journal-title":"Combinational Mathematics and Its Applications"},{"key":"ref13","year":"1999","journal-title":"The Specification and Demonstration of Reliability Availability Maintainability and Safety (RAMS) for Railways Applications"},{"key":"ref14","author":"patra","year":"2009","journal-title":"Maintenance decision support models for railway infrastructure using RAMS & LCC analyses"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/ip-epa:19990649"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2005.844667"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1980.11697"},{"key":"ref18","first-page":"455","article-title":"On the effectivity of different pseudo-noise and orthogonal sequences for speech encryption from correlation properties","volume":"4","author":"kumar","year":"2007","journal-title":"Int J Inf Technol"},{"key":"ref19","year":"2008","journal-title":"Digilent Nexys2 Board Reference ManualProduct Specification"},{"key":"ref4","article-title":"Track circuit automatic diagnosis based on a local electrical modeling","author":"debiolles","year":"2006","journal-title":"Proc 7th World Congr Railway Res"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-epa:19990213"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.880912"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.827321"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/25.61361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2009.2029393"},{"key":"ref2","year":"1999","journal-title":"High Frequency Track Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VETEC.1997.605893"},{"key":"ref1","first-page":"400","article-title":"Digitally coded track circuit","author":"poole","year":"1987","journal-title":"Proc Int Conf Elect Railway Syst New Century"},{"key":"ref20","year":"2007","journal-title":"Spartan-3E FPGA family Complete Data SheetProduct Specification"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898281"},{"key":"ref21","first-page":"306","article-title":"Frequency-domain sonar processing in FPGAs and DSPs","author":"graham","year":"1997","journal-title":"Proc IEEE Symp FCCM"},{"key":"ref24","year":"2005","journal-title":"ADCS7476 1MSPS 12-\/10-\/8-Bit A\/D Converters in 6-Lead SOT-23Product Specification"},{"key":"ref23","year":"2005","journal-title":"DAC121S101 12-Bit Micro Power Digital-to-Analog Converter with Rail-to-Rail OutputProduct specification"},{"key":"ref26","year":"1995","journal-title":"Validation and supply of electronic timers for safety installations at level crossing"},{"key":"ref25","year":"2004","journal-title":"CY7C68013A\/CY7C68015A EZ-USB FX2LP USB Microcontroller High-Speed USB Peripheral Controller"}],"container-title":["IEEE Transactions on Intelligent Transportation Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6979\/6205705\/06064895.pdf?arnumber=6064895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:22Z","timestamp":1633909942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6064895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tits.2011.2170976","relation":{},"ISSN":["1524-9050","1558-0016"],"issn-type":[{"value":"1524-9050","type":"print"},{"value":"1558-0016","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}