{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:14:47Z","timestamp":1740132887446,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Designs and Standards Organisation (RDSO), Indian Railways and DST-SERB","award":["IMP\/2018\/000471"],"award-info":[{"award-number":["IMP\/2018\/000471"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Intell. Transport. Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tits.2020.2993794","type":"journal-article","created":{"date-parts":[[2020,5,25]],"date-time":"2020-05-25T22:37:29Z","timestamp":1590446249000},"page":"6516-6525","source":"Crossref","is-referenced-by-count":1,"title":["Automatic Generation of Route Control Chart From Validated Signal Interlocking Plan"],"prefix":"10.1109","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2310-7954","authenticated-orcid":false,"given":"Arindam","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1550-1161","authenticated-orcid":false,"given":"Manoj Kumar","family":"Gangwar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1110-1259","authenticated-orcid":false,"given":"Devleena","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5228-7002","authenticated-orcid":false,"given":"Chittaranjan","family":"Mandal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anirban","family":"Sengupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8329-4432","authenticated-orcid":false,"given":"M. Mubashshir","family":"Waris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"103","article-title":"Automatic generation and verification of railway interlocking control tables using FSM and NuSMV","volume":"4","author":"mirabadi","year":"2009","journal-title":"Transport Problems"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"171","DOI":"10.3182\/20120912-3-BG-2031.00035","article-title":"Automatic interlocking table generation for railway stations using symbolic algebra","volume":"45","author":"y?ld?r?m","year":"2012","journal-title":"IFAC Proc Volumes"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3182\/20130916-2-TR-4042.00035"},{"key":"ref13","first-page":"415","article-title":"Signalling control table generation and verification","author":"tombs","year":"2002","journal-title":"Proc Cost Efficient Railways Through Eng (CORE)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34032-1_25"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/stvr.389"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-014-0320-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.trc.2010.09.009"},{"year":"2014","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45657-0_29"},{"journal-title":"S36 Relay Interlocking Systems Indian Railway Standard Specifications Ministry of Railways","year":"1996","author":"safdar","key":"ref3"},{"journal-title":"S2 Principles of Interlocking","year":"2009","author":"rao","key":"ref6"},{"journal-title":"S1 Basics of Signal Engineering","year":"2009","author":"dixit","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APSEC.2015.49"},{"journal-title":"Report of Standardisation of the Typical Circuits for Electronic Interlocking","year":"2018","author":"khandelwal","key":"ref7"},{"year":"2019","key":"ref2"},{"key":"ref1","first-page":"8","article-title":"RailML—A standard data interface for railroad applications","volume":"74","author":"nash","year":"2004","journal-title":"WIT Trans Built Environ"},{"journal-title":"S11 Control Tables and Selection Circuits","year":"2010","author":"dixit","key":"ref9"}],"container-title":["IEEE Transactions on Intelligent Transportation Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6979\/9557741\/09099447.pdf?arnumber=9099447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:11Z","timestamp":1652194331000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9099447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":18,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tits.2020.2993794","relation":{},"ISSN":["1524-9050","1558-0016"],"issn-type":[{"type":"print","value":"1524-9050"},{"type":"electronic","value":"1558-0016"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}