{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,7]],"date-time":"2024-06-07T20:40:48Z","timestamp":1717792848810},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multimedia"],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/tmm.2008.2001385","type":"journal-article","created":{"date-parts":[[2008,10,7]],"date-time":"2008-10-07T19:11:55Z","timestamp":1223406715000},"page":"1013-1021","source":"Crossref","is-referenced-by-count":6,"title":["Caches for Multimedia Workloads: Power and Energy Tradeoffs"],"prefix":"10.1109","volume":"10","author":[{"given":"D.","family":"Kudithipudi","sequence":"first","affiliation":[]},{"given":"S.","family":"Petko","sequence":"additional","affiliation":[]},{"given":"E.B.","family":"John","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/MICRO.2000.898071","article-title":"a framework for dynamic energy efficiency and temperature management","author":"huang","year":"2000","journal-title":"Proc 33rd Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1255788"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref32","year":"0","journal-title":"J J Yi's Homepage Configurations of Various Commercial Processors"},{"key":"ref31","year":"0","journal-title":"SimpleScalar LLC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1049\/el:19900331"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IPCCC.2001.918668"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757461"},{"key":"ref34","year":"0","journal-title":"The SimpleScalar-Arm Power Modeling Project"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2000.886720"},{"key":"ref40","year":"0"},{"key":"ref11","author":"cmelik","year":"1993","journal-title":"Shade A Fast Instruction Set Simulator for Execution Profiling"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.612247"},{"key":"ref13","author":"henning","year":"2000","journal-title":"Measuring CPU Performance in the New Millennium"},{"key":"ref14","author":"cantin","year":"0","journal-title":"Cache Performance for SPEC CPU2000 Benchmarks"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377833"},{"key":"ref16","author":"patterson","year":"0","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref17","author":"hennessey","year":"1998","journal-title":"Computer Organization and Design The Hardware\/Software Interface"},{"key":"ref18","year":"0","journal-title":"Standard Performance Evaluation Corporation (SPEC)"},{"key":"ref19","author":"aalmoes","year":"0","journal-title":"Roalt's H 263 Page"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765945"},{"key":"ref27","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE Int Workshop on Workload Characterization"},{"key":"ref3","author":"talla","year":"2001","journal-title":"Architectural Techniques to Accelerate Multimedia Applications on General-Purpose Processors"},{"key":"ref6","article-title":"memory system characterization for multimedia applications","author":"petko","year":"2003","journal-title":"Proc Int Conf Signal Process"},{"key":"ref29","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","author":"fritts","year":"2000","journal-title":"Architecture and compiler design issues in programmable media processors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187063"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DCV.2002.1218758"},{"key":"ref2","author":"shivakumar","year":"2001","journal-title":"CACTI 3 0 An integrated cache timing power and area model"},{"key":"ref9","article-title":"implications of programmable general purpose processors for compression\/encryption applications","author":"lee","year":"2002","journal-title":"Proc ASAP Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref46","article-title":"media architecture: general purpose vs. multiple application-specific programmable processor","author":"lee","year":"0","journal-title":"Proc 35th Design Automation Conf"},{"key":"ref20","author":"robinson","year":"0","journal-title":"Binary Tree Predictive Coding"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377833"},{"key":"ref22","author":"stone","year":"1990","journal-title":"High Performance Computer Architecture"},{"key":"ref21","author":"kain","year":"0","journal-title":"Advanced Computer Architecture A System Design Approach"},{"key":"ref42","author":"zhang","year":"2003","journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218934"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.148323"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2005.046"},{"key":"ref26","year":"0","journal-title":"Freeware for SPARC\/Solaris 8"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref25","article-title":"an integrated cache timing and power model","author":"reinman","year":"1999","journal-title":"COMPAQ Western Research Lab"}],"container-title":["IEEE Transactions on Multimedia"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6046\/4657444\/04637881.pdf?arnumber=4637881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:49:42Z","timestamp":1638218982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4637881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":46,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tmm.2008.2001385","relation":{},"ISSN":["1520-9210","1941-0077"],"issn-type":[{"value":"1520-9210","type":"print"},{"value":"1941-0077","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,10]]}}}