{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T22:17:42Z","timestamp":1740176262726,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"SRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-1252500","CCF-1302693"],"award-info":[{"award-number":["CCF-1252500","CCF-1302693"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"AFOSR","doi-asserted-by":"publisher","award":["FA9550-13-1-0110"],"award-info":[{"award-number":["FA9550-13-1-0110"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/tmscs.2015.2481425","type":"journal-article","created":{"date-parts":[[2015,9,23]],"date-time":"2015-09-23T16:01:54Z","timestamp":1443024114000},"page":"168-184","source":"Crossref","is-referenced-by-count":12,"title":["3D-ProWiz: An Energy-Efficient and Optically-Interfaced 3D DRAM Architecture with Reduced Data Access Overhead"],"prefix":"10.1109","volume":"1","author":[{"given":"Ishan G.","family":"Thakkar","sequence":"first","affiliation":[]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"A Q-learning based self-adaptive I\\O communication for 2.5D integrated many-core microprocessor and memory","author":"manoj p d","year":"2015","journal-title":"IEEE Trans Comput"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2440413"},{"journal-title":"JEDEC Solid State Technol Assoc","article-title":"JEDEC STANDARD (JESD209–3): Low power double data rate 3","year":"2012","key":"ref33"},{"key":"ref32","article-title":"25Gbps SerDes","author":"zhong","year":"2007","journal-title":"IEEE HSSG"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.1"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.2"},{"journal-title":"Micron","article-title":"DDR4 SDRAM UDIMM-MTA16ATF1G64AZ","year":"2013","key":"ref37"},{"journal-title":"Micron","article-title":"DDR3 SDRAM - MT41J256M4","year":"2006","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"article-title":"Differential memory interface system","year":"2004","author":"to","key":"ref34"},{"key":"ref10","article-title":"Hybrid Memory Cube (HMC)","author":"pawlowski","year":"2011","journal-title":"presented at Hot Chips"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974654"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2440411"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591529"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"ref15","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"year":"2010","key":"ref16","article-title":"JEDEC STANDARD (JESD79-3E): DDR3 SDRAM"},{"year":"2011","key":"ref17","article-title":"JEDEC STANDARD (JESD229): Wide I\\O single data rate"},{"article-title":"DiRAM Architecture overview","year":"0","author":"chapman","key":"ref18"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.25"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722211"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815978"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.47"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref1","article-title":"ExaScale computing study: Technology challenges in achieving exascale systems","author":"bergman","year":"0","journal-title":"Defense Advanced Research Projects Agency Information Processing Techniques Office (DARPA IPTO)"},{"journal-title":"Int Technol Roadmap Semicond","article-title":"Interconnect","year":"2011","key":"ref20"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2334635"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/7358202\/07274744.pdf?arnumber=7274744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:24Z","timestamp":1641988044000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7274744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2015.2481425","relation":{},"ISSN":["2332-7766"],"issn-type":[{"type":"electronic","value":"2332-7766"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}