{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T17:09:16Z","timestamp":1781370556140,"version":"3.54.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1064976"],"award-info":[{"award-number":["CCF-1064976"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["EFRI-1038139"],"award-info":[{"award-number":["EFRI-1038139"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2016,4,1]]},"DOI":"10.1109\/tmscs.2016.2536020","type":"journal-article","created":{"date-parts":[[2016,3,24]],"date-time":"2016-03-24T14:22:54Z","timestamp":1458829374000},"page":"69-82","source":"Crossref","is-referenced-by-count":23,"title":["FusedCache: A Naturally Inclusive, Racetrack Memory, Dual-Level Private Cache"],"prefix":"10.1109","volume":"2","author":[{"given":"Haifeng","family":"Xu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yousra","family":"Alkabani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref11","first-page":"417","article-title":"Multilane racetrack caches: Improving efficiency through compression and independent shifting","author":"xu","year":"0","journal-title":"Proc Asia South Pacific Design Automation Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0838"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2397876"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665710"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069999"},{"key":"ref16","first-page":"402","article-title":"Cooperative cache partitioning for chip multiprocessors","author":"chang","year":"0","journal-title":"Proc 25th Anniversary Int Conf Supercomput Anniversary Volume"},{"key":"ref17","first-page":"151","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"0","journal-title":"Proc 8th Int Symp High-Perform Comput Archit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref19","first-page":"245","article-title":"Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures","author":"balasubramonian","year":"0","journal-title":"Proc 39th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198876"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577771"},{"key":"ref7","year":"0","journal-title":"Proc 52nd Annu Design Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749732"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref21","first-page":"1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"0","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.2830964"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131575"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"Spec cpu2006 benchmark descriptions","volume":"34","author":"henning","year":"0","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/7519050\/07440865.pdf?arnumber=7440865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:59Z","timestamp":1641987599000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,1]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2016.2536020","relation":{},"ISSN":["2332-7766"],"issn-type":[{"value":"2332-7766","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4,1]]}}}