{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:31Z","timestamp":1761648331933},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/tmscs.2016.2536026","type":"journal-article","created":{"date-parts":[[2016,2,29]],"date-time":"2016-02-29T19:24:48Z","timestamp":1456773888000},"page":"1-11","source":"Crossref","is-referenced-by-count":6,"title":["Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance"],"prefix":"10.1109","volume":"3","author":[{"given":"Chengen","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manqing","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"0"},{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref30","article-title":"CACTI 5.1 technical report","author":"thoziyoor","year":"0"},{"key":"ref34","year":"0"},{"key":"ref10","first-page":"452","article-title":"Zombie memory: Extending memory lifetime by reviving dead blocks","author":"azevedo","year":"0","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2052640"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref13","first-page":"1","article-title":"Improving reliability of non-volatile memory technologies through circuit level techniques and error control coding","author":"yang","year":"0","journal-title":"EURASIP Journal on Advances in Signal Processing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0856-x"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378626"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873231"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016398"},{"key":"ref19","year":"0"},{"key":"ref28","article-title":"45\ufffdnm open cell library","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/18.746816"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493077"},{"key":"ref6","first-page":"279","article-title":"Curling-PCM: Application-specific wear leveling for phase change memory based embedded systems","author":"liu","year":"0","journal-title":"Proc Des Autom Conf"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228439"},{"key":"ref8","first-page":"466","article-title":"FREE-p: Protecting non-volatile memory against both hard and soft errors","author":"doe hyun","year":"0","journal-title":"Proc IEEE 17th Int Symp High Perform Comput Archit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1116\/1.3301579","article-title":"Phase change memory technology","volume":"28","author":"burr","year":"2010","journal-title":"J Vacuum Sci Technol B"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818144"},{"key":"ref22","year":"0"},{"key":"ref21","first-page":"472","article-title":"A 90\ufffdnm 1.8V 512 Mb diode-switch PRAM with 266 MB\/s read throughput","author":"lee","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref25","first-page":"1","article-title":"Low cost ECC schemes for improving the reliability of DRAM + PRAM MAIN memory systems","author":"mao","year":"0","journal-title":"Proc IEEE Workshop Signal Process Syst"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/7880731\/07422141.pdf?arnumber=7422141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:53Z","timestamp":1642005773000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7422141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2016.2536026","relation":{},"ISSN":["2332-7766"],"issn-type":[{"value":"2332-7766","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}