{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T14:56:58Z","timestamp":1776783418567,"version":"3.51.2"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"US National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["1603475"],"award-info":[{"award-number":["1603475"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["1603483"],"award-info":[{"award-number":["1603483"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["1603480"],"award-info":[{"award-number":["1603480"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2016,7,1]]},"DOI":"10.1109\/tmscs.2016.2584052","type":"journal-article","created":{"date-parts":[[2016,6,22]],"date-time":"2016-06-22T21:26:58Z","timestamp":1466630818000},"page":"186-198","source":"Crossref","is-referenced-by-count":57,"title":["Design and Validation for FPGA Trust under Hardware Trojan Attacks"],"prefix":"10.1109","volume":"2","author":[{"given":"Sanchita","family":"Mal-Sarkar","sequence":"first","affiliation":[]},{"given":"Robert","family":"Karam","sequence":"additional","affiliation":[]},{"given":"Seetharam","family":"Narasimhan","sequence":"additional","affiliation":[]},{"given":"Anandaroop","family":"Ghosh","sequence":"additional","affiliation":[]},{"given":"Aswin","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147341"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0068-0"},{"key":"ref33","first-page":"495","article-title":"Securing computer hardware using 3D\n integrated circuit (IC) technology and split manufacturing for obfuscation","author":"imeson","year":"0","journal-title":"Proc 22nd USENIX Conf Security"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"ref31","author":"bearfield","year":"2011"},{"key":"ref30","article-title":"Memory Array Operating as Shift Registers","author":"lin","year":"2006"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954989"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783766"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2210183"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1111\/j.1365-2818.2010.03453.x"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557164"},{"key":"ref12","article-title":"Extraction Based Verification Method for off the Shelf Integrated\n Circuits","author":"nagabudi","year":"2010"},{"key":"ref13","article-title":"Automated System for Extracting Design and Layout Information from an Integrated Circuit","author":"yu","year":"1992"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3.ch008"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.8716"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref19","first-page":"275","article-title":"A fault injection analysis of vertex FPGA TMR design methodology","author":"lima","year":"0","journal-title":"Proc 6th Eur Conf Radiat Effects Compon Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2010.5603933"},{"key":"ref4","article-title":"Volatile FPGA Design Security: A Survey","author":"drimer","year":"2008"},{"key":"ref27","first-page":"363","article-title":"The state-of-the-art in IC reverse engineering","author":"torrance","year":"0","journal-title":"Proc Int Workshop Cryptogr Hardware Embedded Syst"},{"key":"ref3","first-page":"291","article-title":"FPGA viruses","author":"hadzic","year":"0","journal-title":"Proceedings of International Workshop on Field-programmable Logic and Applications"},{"key":"ref6","first-page":"15","article-title":"Detecting malicious inclusions in secure hardware: Challenges and solutions","author":"wang","year":"0","journal-title":"Proc IEEE Int Workshop Hardware-Oriented Security Trust"},{"key":"ref29","article-title":"FPGA Architecture with Deep Look-up Table RAMs","author":"bauer","year":"2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9157-4"},{"key":"ref8","year":"0","journal-title":"Aletar Military Anti-Tampering Solutions Using Programmable Logic"},{"key":"ref7","article-title":"Method and Apparatus for Protecting Proprietary Decryption Keys\n for Programmable Logic Devices","author":"trimberger","year":"2003"},{"key":"ref2","first-page":"5","article-title":"Trusted design in FPGAs","author":"trimberger","year":"0","journal-title":"Proc 44th Des Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687425"},{"key":"ref1","year":"2008","journal-title":"DARPA Trust in Integrated Circuits (TRUST)"},{"key":"ref20","first-page":"1","article-title":"Integrated Circuit Security-New Threats and Solutions","author":"abramovici","year":"0","journal-title":"Proc 6th Annu Workshop Cyber Security Inf Intell Res"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560200"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382552"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484928"},{"key":"ref41","first-page":"107","article-title":"Hardware Trojandetection by symmetry breaking in path delays","author":"yoshimizu","year":"0","journal-title":"Proc IEEE Int Symp Hardware-Oriented Security Trust"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.08.001"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030193"},{"key":"ref25","first-page":"296","article-title":"Trojandetection using IC fingerprinting","author":"agrawal","year":"0","journal-title":"Proc IEEE Symp Sec Priv"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/6687315\/7605563\/7497464-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/7605563\/07497464.pdf?arnumber=7497464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:54:27Z","timestamp":1649444067000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7497464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,1]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2016.2584052","relation":{},"ISSN":["2332-7766"],"issn-type":[{"value":"2332-7766","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7,1]]}}}