{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T17:04:10Z","timestamp":1756573450190,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Hiroshima University TAOYAKA Program for creating a flexible, enduring, and peaceful society","award":["25420332"],"award-info":[{"award-number":["25420332"]}]},{"name":"Program for Leading Graduated Schools"},{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science, and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]},{"name":"The VLSI-chip was fabricated through the chip fabrication program of VDEC"},{"name":"University of Tokyo in collaboration with, Rohm, Synopsys, and Cadence"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tmscs.2016.2619683","type":"journal-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T18:23:37Z","timestamp":1476987817000},"page":"234-241","source":"Crossref","is-referenced-by-count":13,"title":["A Memory-Based Modular Architecture for SOM and LVQ with Dynamic Configuration"],"prefix":"10.1109","volume":"2","author":[{"given":"Fengwei","family":"An","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangyu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans Jurgen","family":"Mattausch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"618","article-title":"FPGA implementation of support vector machines with pseudo-logarithmic number representation","author":"boni","year":"0","journal-title":"Proc Int Joint Conf Neural Netw"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.2327"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.11.004"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1080\/01691864.2013.870494"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332134"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816368"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2012.11.045"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/72.217188"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/341\/1\/012018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0031-3203(03)00085-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2010.03.021"},{"article-title":"INRIA Human Dataset","year":"2005","author":"dalal","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2004.08.011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816345"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CAMP.2000.875972"},{"key":"ref8","first-page":"2867","article-title":"A reconfigurable parallel architecture for SVM classification","author":"biasi","year":"0","journal-title":"Proc IEEE Int Joint Conf Neural Netw"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816033"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_120"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465795"},{"key":"ref1","first-page":"48","article-title":"Parallel environments for implementing neural networks","volume":"1","author":"misra","year":"1997","journal-title":"Neural Computing Surveys"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICSENS.2003.1279136"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S0957-4174(99)00034-2"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1016\/S0167-8655(02)00281-7","article-title":"Classification of heart sounds using an artificial neural network","volume":"24","author":"\u00f6lmez","year":"2003","journal-title":"Pattern Recognit Lett"},{"year":"1995","author":"kohonen","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-009-0296-5"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.177"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DE05"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/7792796\/07604135.pdf?arnumber=7604135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:58Z","timestamp":1642003918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2016.2619683","relation":{},"ISSN":["2332-7766"],"issn-type":[{"type":"electronic","value":"2332-7766"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}