{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T22:17:42Z","timestamp":1740176262351,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Nature Science Foundation of China (NSFC)","doi-asserted-by":"publisher","award":["61602442","61572470","61532017","61522406","61432017","61376043"],"award-info":[{"award-number":["61602442","61572470","61532017","61522406","61432017","61376043"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Open Project Program of the State Key Laboratory of Mathematical Engineering and Advanced Computing","award":["2016A08"],"award-info":[{"award-number":["2016A08"]}]},{"DOI":"10.13039\/100006296","name":"Youth Innovation Promotion Association of CAS","doi-asserted-by":"publisher","award":["Y404441000"],"award-info":[{"award-number":["Y404441000"]}],"id":[{"id":"10.13039\/100006296","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Computer Architecture"},{"name":"Institute of Computing Technology (ICT)","award":["CARCH2603"],"award-info":[{"award-number":["CARCH2603"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2017,10,1]]},"DOI":"10.1109\/tmscs.2017.2701795","type":"journal-article","created":{"date-parts":[[2017,5,5]],"date-time":"2017-05-05T18:28:25Z","timestamp":1494008905000},"page":"283-295","source":"Crossref","is-referenced-by-count":1,"title":["PowerTrader: Enforcing Autonomous Power Management for Future Large-Scale Many-Core Processors"],"prefix":"10.1109","volume":"3","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6233-3538","authenticated-orcid":false,"given":"Hang","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1254-3278","authenticated-orcid":false,"given":"Guihai","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2663346"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333686"},{"year":"2013","key":"ref32","article-title":"AMD opteron processor family"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref37","first-page":"164","article-title":"Balancing thoughput\n and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref36","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using\n on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"year":"0","key":"ref10","article-title":"Adapteva epiphany-iv series"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669170"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2540631"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433221"},{"key":"ref15","first-page":"1","article-title":"Adaptive power allocation for many-core\n systems inspired from multiagent auction model","author":"wang","year":"2014","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691126"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0503"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2633408"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370828"},{"year":"2010","key":"ref27","article-title":"Design compiler, version d-2010.03-sp2"},{"key":"ref3","first-page":"449","article-title":"Scalable power control for many-core architectures\n running multi-threaded applications","author":"kai","year":"2011","journal-title":"Proc 38th Int Symp on Comput Architect"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854283"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"year":"2013","key":"ref8","article-title":"Tile-Gx series cloud processor"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691112"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"year":"2008","key":"ref9","article-title":"Ambric Am2045 many-core processor"},{"year":"2016","key":"ref1","article-title":"Power8 processor user's manual for the single-chip module"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595560"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927108"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2567658"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2004.1437388"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"year":"2012","key":"ref23","article-title":"Intel single-chip cloud computer"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.19"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/8207714\/07920344.pdf?arnumber=7920344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:44Z","timestamp":1642004744000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7920344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,1]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2017.2701795","relation":{},"ISSN":["2332-7766"],"issn-type":[{"type":"electronic","value":"2332-7766"}],"subject":[],"published":{"date-parts":[[2017,10,1]]}}}