{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T22:17:41Z","timestamp":1740176261133,"version":"3.37.3"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tmscs.2017.2760299","type":"journal-article","created":{"date-parts":[[2017,10,6]],"date-time":"2017-10-06T18:35:54Z","timestamp":1507314954000},"page":"327-339","source":"Crossref","is-referenced-by-count":4,"title":["Dynamic Trade-off among Fault Tolerance, Energy Consumption, and Performance on a Multiple-Issue VLIW Processor"],"prefix":"10.1109","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1759-2762","authenticated-orcid":false,"given":"Anderson L.","family":"Sartor","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5947-1913","authenticated-orcid":false,"given":"Pedro H. E.","family":"Becker","sequence":"additional","affiliation":[]},{"given":"Joost","family":"Hoozemans","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Antonio C. S.","family":"Beck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2005","author":"fisher","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.35"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/362652.362658"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24270-0_32"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2002.804735"},{"key":"ref37","first-page":"913","article-title":"Performance evaluation for a compressed-VLIW processor","author":"jee","year":"2002","journal-title":"Proc ACM Symp Appl Comput"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566462"},{"article-title":"Instruction storage method with a compressed format using a mask word","year":"1991","author":"colwell","key":"ref35"},{"key":"ref34","first-page":"12","article-title":"The MAJC architecture: A synthesis of parallelism and scalability","volume":"10","author":"tremblay","year":"2000","journal-title":"IEEE Micro"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref27","first-page":"411","article-title":"Aaron: An adaptable execution environment","author":"br\u00fcnink","year":"2011","journal-title":"Proc IEEE\/IFIP 41st Int Conf Dependable Syst Netw"},{"key":"ref29","first-page":"233","article-title":"Scheduling and voltage scaling for energy\/reliability trade-offs in fault-tolerant time-triggered embedded systems","author":"pop","year":"2007","journal-title":"Proc IEEE Int Conf Hardware\/Software Codes and Syst Synthesis"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"journal-title":"Adaptable Embedded Systems","year":"2012","author":"beck","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref22","first-page":"257","article-title":"Efficient resource sharing in concurrent error detecting superscalar microarchitectures","author":"smolens","year":"2004","journal-title":"Proc 37th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref21","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proc 27th Annu Int Symp Comput Archit"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993402"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2392616.2392619"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400707"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.75"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"ref56","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2004.1310780","article-title":"Techniques to reduce the soft error rate of a high-performance microprocessor","author":"weaver","year":"2004","journal-title":"Proc 31st Annu Int Symp Comput Arch"},{"key":"ref55","first-page":"122","article-title":"Statistical fault injection","author":"ramachandran","year":"2008","journal-title":"Proc IEEE Int Conf Depend Syst Netw FTCS DCC DSN"},{"article-title":"Berkeley SoftFloat","year":"2002","author":"hauser","key":"ref54"},{"key":"ref53","first-page":"145","article-title":"Designing the low-power M CORE TM architecture","author":"scott","year":"1998","journal-title":"Proc IEEE Power Driven Microarchitecture Workshop"},{"key":"ref52","first-page":"136","article-title":"The Mälardalen WCET benchmarks: Past, present and future","volume":"15","author":"gustafsson","year":"2010","journal-title":"Worst-Case Execution Time"},{"key":"ref10","first-page":"606","article-title":"A checkpoint scheme with task duplication considering transient and permanent faults","author":"yang","year":"2010","journal-title":"Proc IEEE Int Conf Ind Eng Eng Manag"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991120"},{"article-title":"Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction","year":"1999","author":"raje","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821935"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1550987.1550990"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1007\/978-3-319-09967-5_13","article-title":"DRIFT: Decoupled CompileR-based instruction-level fault-tolerance","author":"mitropoulou","year":"2014","journal-title":"Languages and Compilers for Parallel Computing"},{"key":"ref15","first-page":"21","article-title":"Reduced Triple Modular redundancy for built-in self-repair in VLIW-processors","author":"sch\u00f6lzel","year":"2007","journal-title":"Proc Signal Process Algorithms Architectures Arrangements Appl"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.11.004"},{"key":"ref17","first-page":"1","article-title":"An effective hybrid fault-tolerant architecture for pipelined cores","author":"wali","year":"2015","journal-title":"Proc 20th IEEE Eur Test Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"ref3","first-page":"369","article-title":"$\\rho$ -VEX: A reconfigurable and extensible softcore VLIW processor","author":"wong","year":"2008","journal-title":"Proc IEEE Int Conf ICECE Technol"},{"article-title":"TMS320C6745\/C6747 DSP technical reference manual","year":"2011","author":"instruments","key":"ref6"},{"key":"ref5","first-page":"586","article-title":"TriMedia CPU64 architecture","author":"van eijndhoven","year":"1999","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref8","first-page":"1","article-title":"Using a multicore processor for rover autonomous science","author":"bornstein","year":"2011","journal-title":"Proc Aerosp Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.877947"},{"key":"ref49","first-page":"694","article-title":"CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques","author":"li","year":"2011","journal-title":"Proc ICCAD Int Conf Comput -Aided Des"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2014.11.003"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref45","first-page":"485","article-title":"A novel phase-based low overhead fault tolerance approach for VLIW processors","author":"sartor","year":"2015","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref42","first-page":"9","article-title":"CoreVA: A configurable resource-efficient VLIW processor architecture","author":"hubener","year":"2014","journal-title":"Proc 12th IEEE Int Conf Embedded Ubiquitous Comput"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/40.865863"},{"key":"ref44","first-page":"9","article-title":"Adaptive ILP control to increase fault tolerance for VLIW processors","author":"sartor","year":"2016","journal-title":"Proc IEEE 27th Int Conf Appl -specific Syst Architectures Processors"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"13:1","DOI":"10.1145\/3001935","article-title":"Exploiting idle hardware to provide low overhead fault tolerance for VLIW processors","volume":"13","author":"sartor","year":"2017","journal-title":"J Emerg Technol Comput Syst"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/8466693\/08060605.pdf?arnumber=8060605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,26]],"date-time":"2023-08-26T21:27:24Z","timestamp":1693085244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8060605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":57,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2017.2760299","relation":{},"ISSN":["2332-7766","2372-207X"],"issn-type":[{"type":"electronic","value":"2332-7766"},{"type":"electronic","value":"2372-207X"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}