{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T22:17:42Z","timestamp":1740176262547,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Commission under its Seventh Framework Programme","award":["610509"],"award-info":[{"award-number":["610509"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tmscs.2017.2764087","type":"journal-article","created":{"date-parts":[[2017,10,18]],"date-time":"2017-10-18T18:31:31Z","timestamp":1508351491000},"page":"396-409","source":"Crossref","is-referenced-by-count":5,"title":["NanoStreams: A Microserver Architecture for Real-Time Analytics on Fast Data Streams"],"prefix":"10.1109","volume":"4","author":[{"given":"U. I.","family":"Minhas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Russell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kaloutsakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Barber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6201-4270","authenticated-orcid":false,"given":"R.","family":"Woods","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6542-3555","authenticated-orcid":false,"given":"G.","family":"Georgakoudis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Gillan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0217-8307","authenticated-orcid":false,"given":"D. S.","family":"Nikolopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bilas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"1","article-title":"IPPRO: FPGA based image processing processor","author":"siddiqui","year":"2014","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1107499.1107504"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1599","DOI":"10.7873\/DATE.2015.0688","article-title":"Reverse longstaff-schwartz american option pricing on hybrid CPU\/FPGA systems","author":"brugger","year":"2015","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.221","article-title":"Energy-efficient FPGA implementation for binomial option pricing using opencl","author":"morales","year":"2014","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref37","article-title":"Towards in-transit analytics for industry 4.0","author":"hill","year":"2017","journal-title":"IEEE Int Conf IoT"},{"key":"ref36","first-page":"1","article-title":"A survey on reconfigurable accelerators for cloud computing","author":"kachris","year":"2016","journal-title":"Proc 26th Int Conf onField Programmable Logic Appl"},{"key":"ref35","first-page":"29","article-title":"On the viability of microservers for financial analytics","author":"gillan","year":"2014","journal-title":"Proc WHPCF14 7th Workshop on High Perform Computat Finance"},{"article-title":"D3.1 base os and user-space network access (version 1)","year":"2014","author":"kaloutsakis","key":"ref34"},{"key":"ref10","first-page":"678","article-title":"EUROSERVER: Share-anything scale-out micro-server design","author":"marazakis","year":"2016","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.17"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.7873\/DATE.2015.1123","article-title":"Accelerating arithmetic kernels with coherent attached FPGA coprocessors","author":"giefers","year":"2015","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref13","first-page":"13","article-title":"A reconfigurable fabric for accelerating large-scale datacenter services","author":"putnam","year":"2014","journal-title":"Proc ACM\/IEEE 41st Int Symp Comput Archit"},{"key":"ref14","first-page":"289","article-title":"An FPGA-based tightly coupled accelerator for data-intensive applications","author":"yoshimi","year":"2014","journal-title":"Proc IEEE Symp Embedded Multicore SoCs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231101"},{"key":"ref16","first-page":"490","article-title":"A coarse grain reconfigurable processor architecture for stream processing engine","author":"miyoshi","year":"2011","journal-title":"Proc IEEE Int Conf Field Programmable Logic Appl"},{"key":"ref17","article-title":"Vivado design suite","volume":"5","author":"feist","year":"2012","journal-title":"White Paper"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2006.373294"},{"key":"ref19","first-page":"61","article-title":"Vespa: Portable, scalable, and flexible FPGA-based vector processors","author":"yiannacouras","year":"2008","journal-title":"Proc ACM Int Conf Compilers Archit Synthesis Embedded Syst"},{"key":"ref28","first-page":"89","article-title":"On comparing financial option price solvers on FPGA","author":"jin","year":"2011","journal-title":"Proc IEEE Symp Field Programm Custom Comput Mach"},{"key":"ref4","first-page":"48","article-title":"Time-to-solution and energy-to-solution: A comparison between arm and xeon","author":"padoin","year":"2012","journal-title":"Proc 3rd Workshop Appl Multi-Core Archit"},{"key":"ref27","first-page":"49","article-title":"IX: A protected dataplane operating system for high throughput and low latency","author":"belay","year":"2014","journal-title":"Proc 11th Conf Operating Syst Des Implementation"},{"key":"ref3","first-page":"863","article-title":"Performance, power, and thermal analysis of low-power processors for scale-out systems","author":"stanley-marbell","year":"2011","journal-title":"Proc IEEE Inter Symp Parallel Distrib Process"},{"key":"ref6","first-page":"1","article-title":"A quantitative analysis on microarchitectures of modern CPU-FPGA platforms","author":"choi","year":"2016","journal-title":"Proc 53nd ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2013.07.013"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2012.84"},{"key":"ref7","first-page":"267","article-title":"On understanding the energy consumption of arm-based multicore servers","author":"tudor","year":"2013","journal-title":"Proc Int Conf Meas Modeling Comput Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10479-011-0932-1"},{"key":"ref9","first-page":"206","article-title":"EUROSERVER: Energy efficient node for european micro-servers","author":"durand","year":"2014","journal-title":"Proc Euromicro Conf Dig Syst Des"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2014.02.008"},{"year":"2006","key":"ref20","article-title":"Microblaze processor reference guide"},{"year":"2008","key":"ref22","article-title":"Cortex-M1 r0p1 Technical Reference Manual"},{"year":"2009","key":"ref21","article-title":"Nios ii processor reference handbook"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504871"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2655238"},{"key":"ref26","first-page":"1","article-title":"Reducing CPU and network overhead for small I\/O requests in network storage protocols over raw ethernet","author":"gonz\u00e1lez-f\u00e9rez","year":"2015","journal-title":"Proc IEEE Symp Mass Storage Syst Technol"},{"key":"ref25","first-page":"17","article-title":"A soft-core processor array for relational operators","author":"polig","year":"2015","journal-title":"Proc IEEE Int Conf Appl -Specific Syst Archit Processors"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/8466693\/08071017.pdf?arnumber=8071017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:52Z","timestamp":1642004932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8071017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":38,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2017.2764087","relation":{},"ISSN":["2332-7766","2372-207X"],"issn-type":[{"type":"electronic","value":"2332-7766"},{"type":"electronic","value":"2372-207X"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}