{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T09:33:58Z","timestamp":1787564038167,"version":"build-2736575974"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tmscs.2018.2791955","type":"journal-article","created":{"date-parts":[[2018,1,11]],"date-time":"2018-01-11T15:29:13Z","timestamp":1515684553000},"page":"163-176","source":"Crossref","is-referenced-by-count":10,"title":[": Cost Based Hardware Optimization for Asymmetric Multicore Processors"],"prefix":"10.1109","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9402-8052","authenticated-orcid":false,"given":"Jyothi Krishna Viswakaran","family":"Sreelatha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shankar","family":"Balachandran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rupesh","family":"Nasre","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.18"},{"key":"ref32","first-page":"63","article-title":"An opportunistic prediction-based thread\n scheduling to maximize throughput\/watt in AMPs","author":"annamalai","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/GREEN.2012.6200965"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658599"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3078633.3081040"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"ref11","year":"0"},{"key":"ref12","year":"2012"},{"key":"ref13","year":"0"},{"key":"ref14","first-page":"1","article-title":"EigenBench: A simple exploration tool for orthogonal TM characteristics","author":"hong","year":"2010","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref15","article-title":"OpenMP EigenBench","author":"jyothi krishna","year":"2016"},{"key":"ref16","article-title":"C examples of parallel programming with OpenMP","author":"burkardt","year":"2010"},{"key":"ref17","article-title":"Michael Thomas Flanagan's Java scientific library","author":"flanagan","year":"2008"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref19","first-page":"191","article-title":"Evaluating private versus shared last-level caches for energy efficiency in asymmetric multi-cores","author":"gutierrez","year":"2014","journal-title":"Proc Int Conf Embedded Comput Syst Archit Model Simul"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"927","DOI":"10.1145\/1629911.1630149","article-title":"efficient program scheduling for heterogeneous multi-core processors","author":"jian chen","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662519"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/1531793.1531804","article-title":"HASS: A scheduler for heterogeneous multicore\n systems","volume":"43","author":"shelepov","year":"2009","journal-title":"ACM SIGOPS Operating Syst Rev"},{"key":"ref3","first-page":"23","article-title":"Brawny cores still beat wimpy cores, most of the time","volume":"30","author":"h\u00f6lzle","year":"2010","journal-title":"IEEE Micro"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1351","DOI":"10.1016\/j.jpdc.2013.06.001","article-title":"Wimpy or\n brawny cores: A throughput perspective","volume":"73","author":"liang","year":"2013","journal-title":"J Parallel Distrib Comput"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006707","article-title":"Single-ISA heterogeneous multi-core architectures\n for multithreaded workload performance","volume":"32","author":"kumar","year":"2004","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref5","article-title":"Looking\n into heterogeneity: When simple is faster","author":"kim","year":"2014","journal-title":"PRISM-2"},{"key":"ref8","article-title":"Heterogeneous multi-processing solution of Exynos 5 Octa with ARM big.LITTLE technology","author":"chung","year":"2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"ref2","article-title":"NVIDIA Tegra K1 a new era in mobile computing","year":"2018"},{"key":"ref9","first-page":"692:1","article-title":"Compiler enhanced scheduling for OpenMP for heterogeneous multiprocessors","author":"jyothi krishna","year":"2016","journal-title":"Proc HiPEAC Workshop Energy Efficiency Heterogeneous Comput"},{"key":"ref1","first-page":"1143","article-title":"Big.LITTLE system architecture from ARM: Saving power through\n heterogeneous multiprocessing and task context migration","author":"brian","year":"2012","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref20","article-title":"IIT Madras OpenMP(IMOP) framework.","author":"nougrahiya","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785573"},{"key":"ref26","first-page":"177","article-title":"Fairness-aware scheduling on single-ISA heterogeneous multi-cores","author":"van craeynest","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref25","article-title":"Combinatorial optimization of work distribution on heterogeneous systems","author":"memeti","year":"2018","journal-title":"CoRR"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/8387744\/08254393.pdf?arnumber=8254393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:32:02Z","timestamp":1643153522000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8254393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2018.2791955","relation":{},"ISSN":["2332-7766"],"issn-type":[{"value":"2332-7766","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}