{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T22:17:56Z","timestamp":1740176276689,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Multi-Scale Comp. Syst."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tmscs.2018.2827955","type":"journal-article","created":{"date-parts":[[2018,4,17]],"date-time":"2018-04-17T18:07:31Z","timestamp":1523988451000},"page":"593-604","source":"Crossref","is-referenced-by-count":2,"title":["An Adjacent-Line-Merging Writeback Scheme for STT-RAM-Based Last-Level Caches"],"prefix":"10.1109","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4186-5014","authenticated-orcid":false,"given":"Masayuki","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiki","family":"Shoji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zentaro","family":"Sakai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryusuke","family":"Egawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1092","article-title":"Prediction table based management policy for STT-RAM and SRAM hybrid cache","author":"quan","year":"2012","journal-title":"Proc 7th Int Conf Comput Convergence Technol"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555761"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333738"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2248418.2248434"},{"key":"ref15","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435772"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.286299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.499731"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815983"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2529621"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627611"},{"key":"ref8","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2811411.2811512"},{"key":"ref2","first-page":"25","article-title":"Energy\/power breakdown of pipelined nanometer caches (90nm\/65nm\/45nm\/32nm)","author":"rodriguez","year":"2006","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref1","article-title":"Race to exascale: Opportunities and challenges","author":"sodani","year":"2011","journal-title":"Keynote of Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427997"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref23","first-page":"1543","article-title":"DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches","author":"poremba","year":"2015","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"}],"container-title":["IEEE Transactions on Multi-Scale Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6687315\/8630102\/08340179.pdf?arnumber=8340179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T22:56:38Z","timestamp":1643237798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8340179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tmscs.2018.2827955","relation":{},"ISSN":["2332-7766","2372-207X"],"issn-type":[{"type":"electronic","value":"2332-7766"},{"type":"electronic","value":"2372-207X"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}