{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:07:54Z","timestamp":1774966074129,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Neural Netw. Learning Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tnnls.2012.2204770","type":"journal-article","created":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T18:06:03Z","timestamp":1343844363000},"page":"1426-1435","source":"Crossref","is-referenced-by-count":352,"title":["Memristor Bridge Synapse-Based Neural Network and Its Learning"],"prefix":"10.1109","volume":"23","author":[{"given":"S. P.","family":"Adhikari","sequence":"first","affiliation":[]},{"family":"Changju Yang","sequence":"additional","affiliation":[]},{"family":"Hyongsuk Kim","sequence":"additional","affiliation":[]},{"given":"L. O.","family":"Chua","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","author":"fawcett","year":"2004","journal-title":"ROC Graphs Notes and Practical Considerations for Researchers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161360"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2166749"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2010.03.021"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2004.08.011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2002.806955"},{"key":"ref13","first-page":"251","volume":"4","author":"hammerstrom","year":"2008","journal-title":"Nanotechnology Information Technology-II"},{"key":"ref14","first-page":"1","author":"moerland","year":"1997","journal-title":"Neural Network Adaptations to Hardware Implementations"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0129-0657(00)00004-1"},{"key":"ref16","first-page":"182","article-title":"VLSI implementation of a neural network memory with several hundreds of neurons","author":"graf","year":"1987","journal-title":"Proc AIP Conf Neural Netw Comput"},{"key":"ref17","first-page":"297","article-title":"A BiCMOS analog neural network with dynamically updated weights","volume":"75","author":"morishita","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/72.105429"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0893-6080(94)00084-Y"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275035"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/72.701173"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/34.655647"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/72.129418"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2012.2184801"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/72.485674"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/72.557695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1989.118698"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1989.1.4.541"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.173117"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/29.21701"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1993.714359"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2040751"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.1990.142209"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/36\/365202"}],"container-title":["IEEE Transactions on Neural Networks and Learning Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5962385\/6256723\/06232461.pdf?arnumber=6232461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:03:00Z","timestamp":1490112180000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":33,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tnnls.2012.2204770","relation":{},"ISSN":["2162-237X","2162-2388"],"issn-type":[{"value":"2162-237X","type":"print"},{"value":"2162-2388","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}