{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T04:58:02Z","timestamp":1769835482957,"version":"3.49.0"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union Regional Development Fund through the Project entitled Development of Novel Ultra Low Power Parallel Artificial Intelligence Circuits for the Application in Wireless Body Area Network Used in Medical Diagnostics within the POMOST Programme of Foundation for Polish Science"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Neural Netw. Learning Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tnnls.2015.2434847","type":"journal-article","created":{"date-parts":[[2015,6,17]],"date-time":"2015-06-17T18:38:28Z","timestamp":1434566308000},"page":"661-673","source":"Crossref","is-referenced-by-count":33,"title":["Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology"],"prefix":"10.1109","volume":"27","author":[{"given":"Tomasz","family":"Talaska","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marta","family":"Kolasa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafal","family":"Dlugosz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Witold","family":"Pedrycz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831805"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205586"},{"key":"ref33","first-page":"437","article-title":"Current mode Euclidean distance calculation circuit for Kohonen’s neural network implemented in CMOS 0.18 $\\mu $ m technology","author":"tala?ka","year":"2007","journal-title":"Proc Can Conf Elect Comput Eng"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2011.09.002"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CIC.2003.1291087"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CIC.2008.4749226"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205495"},{"key":"ref36","first-page":"36","article-title":"1-V CMOS similarity measurement chip for binary pattern identification","author":"hung","year":"2005","journal-title":"Proc 9th IEEE Int Workshop Cellular Neural Netw Appl"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170597"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/82.508428","article-title":"A CMOS square-law vector summation circuit","volume":"43","author":"liu","year":"1996","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2009.081691"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2009.5350373"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2010.5626728"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2001.958123"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1109\/82.823544","article-title":"A modular current-mode classifier circuit for template matching application","volume":"47","author":"liu","year":"2000","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2013.2263794"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TITB.2010.2095463"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2012.2217959"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2004.18"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CONGRESS.2009.25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2010.1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5373756"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2006.880879"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISDA.2006.253883"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092827"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2169809"},{"key":"ref40","first-page":"185","article-title":"Digital associative memory for word-parallel Manhattan-distance-based vector quantization","author":"sasaki","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2014.12.082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7227\/IJEEE.48.2.5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11071-009-9570-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSG.2014.2363294"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11276-010-0252-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-012-0267-z"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2012.01.006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1390156.1390303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2005.1558826"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314895"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052733"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920220"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816034"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.604088"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1371-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2046497"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2057193"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090159"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2006.1614298"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.3830"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SIU.2009.5136532"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2190191"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800953"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746503"}],"container-title":["IEEE Transactions on Neural Networks and Learning Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5962385\/7407441\/7127037.pdf?arnumber=7127037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:17Z","timestamp":1642006097000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":51,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tnnls.2015.2434847","relation":{},"ISSN":["2162-237X","2162-2388"],"issn-type":[{"value":"2162-237X","type":"print"},{"value":"2162-2388","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}