{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:44:18Z","timestamp":1766807058962,"version":"3.41.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002878","name":"Consejer\u00eda de Econom\u00eda, Innovaci\u00f3n, Ciencia y Empleo, Junta de Andaluc\u00eda","doi-asserted-by":"publisher","award":["P08-TIC-04026","P10-TIC-5770"],"award-info":[{"award-number":["P08-TIC-04026","P10-TIC-5770"]}],"id":[{"id":"10.13039\/501100002878","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad through the Spanish National Science Foundation including European Fund for Regional Development","doi-asserted-by":"publisher","award":["TIN2010-16556"],"award-info":[{"award-number":["TIN2010-16556"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Neural Netw. Learning Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tnnls.2015.2460991","type":"journal-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T22:29:15Z","timestamp":1439504955000},"page":"1840-1850","source":"Crossref","is-referenced-by-count":66,"title":["Efficient Implementation of the Backpropagation Algorithm in FPGAs and Microcontrollers"],"prefix":"10.1109","volume":"27","author":[{"given":"Francisco","family":"Ortega-Zamorano","sequence":"first","affiliation":[]},{"given":"Jose M.","family":"Jerez","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Urda Munoz","sequence":"additional","affiliation":[]},{"given":"Rafael M.","family":"Luque-Baena","sequence":"additional","affiliation":[]},{"given":"Leonardo","family":"Franco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28487-7_2"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2085006"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1021\/ci0342472"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2012.11.041"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2012.12.012"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1016\/j.jnca.2011.08.006","article-title":"NeuralSens: A neural network based framework to allow dynamic adaptation in wireless sensor and actor networks","volume":"35","author":"ca\u00f1ete","year":"2012","journal-title":"J Netw Comput Appl"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2010.07.019"},{"journal-title":"Virtex-6 FPGA DSP48E1 Slice User Guide (v1 3)","year":"2011","key":"ref36"},{"journal-title":"Digital Signal Processing with Field Programmable Gate Arrays","year":"2007","author":"meyer-baese","key":"ref35"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1002\/9780470127896","author":"kilts","year":"2007","journal-title":"Advanced FPGA Design Architecture Implementation and Optimization"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2042728"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1002\/0471786411"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2123908"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2009.2039938"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2073481"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"3167","DOI":"10.1109\/TIE.2009.2037650","article-title":"Neural-network-based low-speed-damping controller for stepper motor with an FPGA","volume":"57","author":"le","year":"2010","journal-title":"IEEE Trans Ind Electron"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/189368"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2539125"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2294137"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2014.01.006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8020-5"},{"journal-title":"Neural Networks A Comprehensive Foundation","year":"1998","author":"haykin","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2008.04.002"},{"journal-title":"Elements of Artificial Neural Networks","year":"1997","author":"mehrotra","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1773","DOI":"10.1109\/TNNLS.2013.2263557","article-title":"Neural network approaches for noisy language modeling","volume":"24","author":"li","year":"2013","journal-title":"IEEE Trans Neural Netw Learn Syst"},{"key":"ref29","first-page":"7561","article-title":"Energy-efficient reprogramming in WSN using constructive neural networks","volume":"8","author":"urda","year":"2012","journal-title":"Int J Innov Comput Inf Control"},{"journal-title":"Neural Smithing Supervised Learning in Feedforward Artificial Neural Networks","year":"1998","author":"reed","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/436795"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jmihi.2013.1126"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/323533a0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.875974"},{"article-title":"Beyond regression: New tools for prediction and analysis in the behavioral sciences","year":"1974","author":"werbos","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.891626"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2033097"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2158843"},{"journal-title":"Datasheet Atmel SAM3X8E ARM Cortex-M3 CPU","year":"2014","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28487-7"},{"journal-title":"Practical Arduino Cool Projects for Open Source Hardware","year":"2009","author":"oxer","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2183833"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1996.8.3.643"},{"key":"ref26","first-page":"45","article-title":"Implementation of neural network on parameterized FPGA","author":"gomperts","year":"2010","journal-title":"Proc AAAI Spring Symp Embedded Reasoning"},{"journal-title":"Machine Learning Repository","year":"2014","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.883002"}],"container-title":["IEEE Transactions on Neural Networks and Learning Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5962385\/7543555\/07192642.pdf?arnumber=7192642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:14:18Z","timestamp":1748564058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7192642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":44,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tnnls.2015.2460991","relation":{},"ISSN":["2162-237X","2162-2388"],"issn-type":[{"type":"print","value":"2162-237X"},{"type":"electronic","value":"2162-2388"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}