{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:23:33Z","timestamp":1740165813919,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000005","name":"DoD SMART Scholarship funded through the National Defense Educational Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Center for Memory and Recording Research at UCSD"},{"name":"LoGate Computing, Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Neural Netw. Learning Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tnnls.2017.2697386","type":"journal-article","created":{"date-parts":[[2017,5,12]],"date-time":"2017-05-12T21:34:28Z","timestamp":1494624868000},"page":"2645-2650","source":"Crossref","is-referenced-by-count":7,"title":["Memcomputing Numerical Inversion With Self-Organizing Logic Gates"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7200-9608","authenticated-orcid":false,"given":"Haik","family":"Manukian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio L.","family":"Traversa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimiliano","family":"Di Ventra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898717655"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2424995"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.1994.582882"},{"year":"0","key":"ref14"},{"journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2016","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.609274"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/090769156"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2105485"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.103.150502"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2391182"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511976667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.1500031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nphys2566"},{"journal-title":"Topological field theory and computing with instantons","year":"2016","author":"di ventra","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.4975761"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"journal-title":"Computer Vision Algorithms and Applications","year":"2011","author":"szeliski","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cosrev.2009.03.005"},{"journal-title":"Absence of chaos in digital memcomputing machines with solutions","year":"2017","author":"di ventra","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2261545"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2011.09.002"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2214480"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2009","author":"parhami","key":"ref25"}],"container-title":["IEEE Transactions on Neural Networks and Learning Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/5962385\/8360119\/7924376-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5962385\/8360119\/07924376.pdf?arnumber=7924376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:53:07Z","timestamp":1649443987000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7924376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tnnls.2017.2697386","relation":{},"ISSN":["2162-237X","2162-2388"],"issn-type":[{"type":"print","value":"2162-237X"},{"type":"electronic","value":"2162-2388"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}