{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:34:44Z","timestamp":1787013284782,"version":"3.56.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-C-0051UPSIDE"],"award-info":[{"award-number":["HR0011-13-C-0051UPSIDE"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Neural Netw. Learning Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tnnls.2017.2778940","type":"journal-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T14:44:39Z","timestamp":1513953879000},"page":"4782-4790","source":"Crossref","is-referenced-by-count":155,"title":["High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays"],"prefix":"10.1109","volume":"29","author":[{"given":"Farnood","family":"Merrikh-Bayat","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xinjie","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Klachko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mirko","family":"Prezioso","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9261-1869","authenticated-orcid":false,"given":"Konstantin K.","family":"Likharev","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4526-4347","authenticated-orcid":false,"given":"Dmitri B.","family":"Strukov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","author":"hubara","year":"2016","journal-title":"Quantized neural networks Training neural networks with low precision weights and activations"},{"key":"ref32","first-page":"3105","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc NIPS"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2630925"},{"key":"ref30","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2011.357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2011.356"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2011.358"},{"key":"ref15","first-page":"10.2.1","article-title":"RRAM-based synapse for neuromorphic system with pattern recognition function","author":"park","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2399491"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref18","first-page":"443","article-title":"NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning","author":"kim","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref19","author":"merrikh-bayat","year":"2016","journal-title":"Advancing memristive analog neuromorphic networks Increasing complexity and coping with imperfect hardware components"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00118"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1166\/sam.2011.1177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0020318"},{"key":"ref29","first-page":"418","article-title":"A 2.5 GHz 7.7 TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40 nm","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"1","article-title":"Nanoelectronic neurocomputing: Status and prospects","author":"ceze","year":"2016","journal-title":"Proc DRC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/16.543035"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3389\/fnins.2011.00073","article-title":"Neuromorphic silicon neuron circuits","volume":"5","author":"indiveri","year":"2011","journal-title":"Frontiers Neurosci"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504119"},{"key":"ref1","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref20","year":"2017","journal-title":"Superflash Technology Overview"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2016.7548449"},{"key":"ref21","first-page":"1921","article-title":"Redesigning commercial floating-gate memory for analog computing applications","author":"merrikh-bayat","year":"2015","journal-title":"Proc ISCAS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165755"},{"key":"ref23","first-page":"1","article-title":"Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells","author":"guo","year":"2017","journal-title":"Proc CICC"},{"key":"ref26","first-page":"1117","article-title":"Backpropagation for energy-efficient neuromorphic computing","author":"esser","year":"2015","journal-title":"Proc NIPS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"}],"container-title":["IEEE Transactions on Neural Networks and Learning Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5962385\/8468244\/08237202.pdf?arnumber=8237202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:28:58Z","timestamp":1641986938000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8237202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tnnls.2017.2778940","relation":{},"ISSN":["2162-237X","2162-2388"],"issn-type":[{"value":"2162-237X","type":"print"},{"value":"2162-2388","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}