{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T15:58:59Z","timestamp":1765382339066,"version":"3.37.3"},"reference-count":93,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Netw. Serv. Manage."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tnsm.2022.3159091","type":"journal-article","created":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T21:06:38Z","timestamp":1647291998000},"page":"3304-3322","source":"Crossref","is-referenced-by-count":2,"title":["Memory Network Architecture for Packet Processing in Functions Virtualization"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4060-0396","authenticated-orcid":false,"given":"Tomohiro","family":"Korikawa","sequence":"first","affiliation":[{"name":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2177-5027","authenticated-orcid":false,"given":"Eiji","family":"Oki","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","first-page":"145","article-title":"Memory-centric system interconnect design with hybrid memory cubes","author":"kim","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00018"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920877"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2018.8422638"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"journal-title":"Performance exploration of the hybrid memory cube","year":"2014","author":"rosenfeld","key":"ref74"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/234313.234974"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"journal-title":"3GPP Releases","year":"2021","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2018.2825881"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2016.2566669"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.93"},{"journal-title":"Memory-driven computing","year":"0","author":"keeton","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211127"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"journal-title":"O-RAN Towards an Open and Smart RAN","year":"2018","key":"ref34"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2011.6137107"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3482898.3483358"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897560"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2020.3030102"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341987"},{"key":"ref66","first-page":"1","article-title":"Area, power, and latency considerations of STT-MRAM to substitute for main memory","author":"jin","year":"2014","journal-title":"Proc Memory Forum Co-Located 41st Int Symp Comput Architect (ISCA)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2014.2345733"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2711245"},{"key":"ref69","first-page":"1","article-title":"Impact of cache coherence protocols on the power consumption of STT-RAM-based LLC","author":"chang","year":"2014","journal-title":"Proc Memory Forum Co-Located 41st Int Symp Comput Architect (ISCA)"},{"journal-title":"Network Processors Architecture Programming and Implementation","year":"2008","author":"giladi","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NetSoft51509.2021.9492715"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2829988.2787474"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3466826.3466842"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405886"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2021.3055900"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2018.1800069"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2020.3040011"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2021.3077051"},{"key":"ref50","first-page":"1249","article-title":"Large Vector Extensions Inside the HMC","author":"marco a z alves","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2020.2986611"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173171"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989093"},{"key":"ref57","first-page":"1","article-title":"Thermal feasibility of die-stacked processing in memory","author":"eckert","year":"2014","journal-title":"Proc 2nd Workshop Near-Data Process (WoNDP) Conjunct 47th IEEE\/ACM Int Symp Microarchitect"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7804052"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2700298"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080233"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00018"},{"key":"ref10","first-page":"409","article-title":"Raising the bar for using GPUs in software packet processing","author":"kalia","year":"2015","journal-title":"Proc 12th USENIX Symp Netw Syst Des Implement (NSDI)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2940351"},{"key":"ref11","first-page":"83","article-title":"APUNet: Revitalizing GPU as packet processing accelerator","author":"go","year":"2017","journal-title":"Proc 14th USENIX Symp Netw Syst Des Implement (NSDI)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2018.2869403"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2019.06.009"},{"journal-title":"Intel data plane development kit","year":"2021","key":"ref14"},{"journal-title":"PCI-SIG Single Root I\/O Virtualization (SR-IOV) Support in Intel Virtualization Technology for Connectivity","year":"0","key":"ref15"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555789"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2020.3000255"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2020.3049053"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/2829988.2787492"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5462142"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2017.05.129"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2535372.2535379"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132756"},{"journal-title":"The Cisco flow processor Cisco's next generation network processor solution overview","year":"2021","key":"ref3"},{"key":"ref6","first-page":"663","article-title":"Floem: A programming system for NIC-accelerated network applications","author":"phothilimthana","year":"2018","journal-title":"Proc 10th USENIX Symp Oper Syst Des Implement (OSDI)"},{"key":"ref5","first-page":"363","article-title":"E3: Energy-efficient microservices on SmartNIC-accelerated servers","author":"liu","year":"2019","journal-title":"Proc USENIX Annu Tech Conf (ATC)"},{"key":"ref85","first-page":"255","article-title":"Shoal: A network architecture for disaggregated racks","author":"shrivastav","year":"2019","journal-title":"Proc 16th USENIX Symp Netw Syst Des Implement (NSDI)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2933491"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00021"},{"key":"ref7","first-page":"531","article-title":"Flowblaze: Stateful packet processing in hardware","author":"pontarelli","year":"2019","journal-title":"Proc 12th USENIX Symp Netw Syst Des Implement (NSDI"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2731871"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2929165"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/3365837"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851207"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2498549"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2017.23"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00052"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"}],"container-title":["IEEE Transactions on Network and Service Management"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4275028\/9917435\/09733394.pdf?arnumber=9733394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T16:40:11Z","timestamp":1665765611000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9733394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":93,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tnsm.2022.3159091","relation":{},"ISSN":["1932-4537","2373-7379"],"issn-type":[{"type":"electronic","value":"1932-4537"},{"type":"electronic","value":"2373-7379"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}