{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,7]],"date-time":"2026-09-07T20:10:47Z","timestamp":1788811847968,"version":"build-2803163510"},"reference-count":72,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Fund for Distinguished Young Scholars","award":["62425201"],"award-info":[{"award-number":["62425201"]}]},{"name":"National Natural Science Foundation of China Innovative Research Group Project","award":["62221003"],"award-info":[{"award-number":["62221003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Netw."],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/ton.2026.3725793","type":"journal-article","created":{"date-parts":[[2026,8,20]],"date-time":"2026-08-20T19:09:14Z","timestamp":1787252954000},"page":"6859-6874","source":"Crossref","is-referenced-by-count":0,"title":["An FPGA Integrated Programmable Switch Architecture for Data Plane DNN Inference"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-9373-6516","authenticated-orcid":false,"given":"Xiangyu","family":"Gao","sequence":"first","affiliation":[{"name":"Tsinghua University","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6805-9565","authenticated-orcid":false,"given":"Tong","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Internet Architecture","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6781-8802","authenticated-orcid":false,"given":"Yinchao","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Internet Architecture","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0216-4968","authenticated-orcid":false,"given":"Ziqiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University","place":["Beijing, China"],"department":["Department of Computer Science and Technology"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2290-3517","authenticated-orcid":false,"given":"Xiangsheng","family":"Zeng","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology","place":["Wuhan, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Zhongguancun Laboratory","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5165-2787","authenticated-orcid":false,"given":"Su","family":"Yao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Internet Architecture","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2587-8517","authenticated-orcid":false,"given":"Ke","family":"Xu","sequence":"additional","affiliation":[{"name":"Tsinghua University","place":["Beijing, China"],"department":["Department of Computer Science and Technology"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2018.23204"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484585"},{"key":"ref3","first-page":"6203","article-title":"An efficient design of intelligent network data plane","volume-title":"Proc. 32nd USENIX Secur. Symp.","author":"Zhou"},{"key":"ref4","first-page":"1573","article-title":"Leo: Online ML-based traffic classification at multi-terabit line rate","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Jafri"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2021.24067"},{"key":"ref6","first-page":"419","article-title":"Brain-on-switch: Towards advanced intelligent network data plane via NN-driven traffic analysis at line-speed","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Yan"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"ref8","volume-title":"NetFPGA","year":"2025"},{"key":"ref9","first-page":"51","article-title":"Azure accelerated networking: SmartNICs in the public cloud","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Firestone"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507726"},{"key":"ref11","first-page":"513","article-title":"Re-architecting traffic analysis with neural network interface cards","volume-title":"Proc. 19th USENIX Symp. Netw. Syst. Design Implement. (NSDI)","author":"Siracusano"},{"key":"ref12","volume-title":"NVIDIA ConnectX-7 SmartNICs","year":"2025"},{"key":"ref13","volume-title":"Intel TofinoT 2","year":"2025"},{"key":"ref14","volume-title":"Intel Intelligent Fabric Processors","year":"2025"},{"key":"ref15","first-page":"73","article-title":"Loom: Flexible and efficient NIC packet scheduling","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Gupta"},{"key":"ref16","article-title":"FENIX: Enabling in-network DNN inference with FPGA-enhanced programmable switches","author":"Gao","year":"2025","journal-title":"arXiv:2507.14891"},{"key":"ref17","first-page":"1345","article-title":"Tiara: A scalable and efficient hardware acceleration architecture for stateful layer-4 load balancing","volume-title":"Proc. 19th USENIX Symp. Netw. Syst. Design Implement. (NSDI)","author":"Zeng"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3696397"},{"key":"ref19","volume-title":"AMD ZynqT UltraScale+T MPSoC","year":"2025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM48880.2022.9796936"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-020-05440-2"},{"key":"ref22","article-title":"IIsy: Practical in-network classification","author":"Zheng","year":"2022","journal-title":"arXiv:2205.08243"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2025.241071"},{"key":"ref24","first-page":"1","article-title":"On estimating the number of flows","volume-title":"Proc. Stanford Workshop Buffer Sizing","author":"Spang"},{"key":"ref25","volume-title":"Vitis High-Level Synthesis User Guide (UG1399)","year":"2025"},{"key":"ref26","volume-title":"Vitis AI 3.5 Documentation","year":"2025"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.5220\/0005740704070414"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICOIN.2017.7899588"},{"key":"ref29","volume-title":"DPDK Project. DPDK\u2014The Open Source Data Plane Development Kit Accelerating Network Performance","year":"2025"},{"key":"ref30","volume-title":"Introduction to XGBoost Python Package","year":"2025"},{"key":"ref31","volume-title":"Product Change Notification: Tofino 2","year":"2025"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3544216.3544262"},{"key":"ref33","volume-title":"BCM78800: StrataXGS Trident 5 Ethernet Switch Series","author":"Inc","year":"2025"},{"key":"ref34","first-page":"635","article-title":"Enabling in-situ programmability in network data plane: From architecture to language","volume-title":"Proc. 19th USENIX Symp. Networked Syst. Design Implement.","author":"Feng"},{"key":"ref35","first-page":"651","article-title":"Runtime programmable switches","volume-title":"Proc. 19th USENIX Symp. Networked Syst. Design Implement.","author":"Xing"},{"key":"ref36","first-page":"491","article-title":"Empower programmable pipeline for advanced stateful packet processing","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Feng"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3098822.3098823"},{"key":"ref38","first-page":"1289","article-title":"Isolation mechanisms for high-speedpacket-processing pipelines","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Wang"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582022"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3603269.3604835"},{"key":"ref41","article-title":"Peregrine: ML-based malicious traffic detection for terabit networks","author":"Romeiras Amado","year":"2024","journal-title":"arXiv:2403.18788"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2024.23081"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2018.23105"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179464"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.3046876"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2991079.2991123"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3050608"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3485447.3512217"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v37i4.25674"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SP61157.2025.00102"},{"key":"ref51","first-page":"475","article-title":"SENIC: Scalable NIC for end-host rate limiting","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Radhakrishnan"},{"key":"ref52","article-title":"Running neural networks on the NIC","author":"Siracusano","year":"2020","journal-title":"arXiv:2009.02353"},{"key":"ref53","first-page":"93","article-title":"Enabling programmable transport protocols high-speed nics","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Arashloo"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3563766.3564092"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3544216.3544263"},{"key":"ref56","first-page":"3829","article-title":"Jaqen: A high-performance switch-native approach for detecting and mitigating volumetric DDoS attacks with programmable switches","volume-title":"Proc. USENIX Secur. Symp.","author":"Liu"},{"key":"ref57","first-page":"2039","article-title":"NetWarden: Mitigating network covert channels while preserving performance","volume-title":"Proc. USENIX Secur. Symp. (USENIX Secur.)","author":"Xing"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2021.3062621"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3718958.3750529"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM52122.2024.10621365"},{"key":"ref61","article-title":"PForest: In-network inference with random forests","author":"Busse-Grawitz","year":"2019","journal-title":"arXiv:1909.05680"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM53939.2023.10229100"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2024.3430989"},{"key":"ref64","first-page":"1","article-title":"PRED: Performance-oriented random early detection for consistently stable performance in datacenters","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Du"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2024.3477511"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851206"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934899"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405850"},{"key":"ref69","first-page":"1237","article-title":"A high-speed stateful packet processing approach for tbps programmable switches","volume-title":"Proc. USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Scazzariello"},{"key":"ref70","volume-title":"APS6120Q Advanced Programmable Switch","year":"2021"},{"key":"ref71","volume-title":"Cisco N9300 Series Smart Switches","year":"2025"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM55648.2025.11044654"}],"container-title":["IEEE Transactions on Networking"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10723154\/11317935\/11661378.pdf?arnumber=11661378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,9,7]],"date-time":"2026-09-07T19:20:55Z","timestamp":1788808855000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11661378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":72,"URL":"https:\/\/doi.org\/10.1109\/ton.2026.3725793","relation":{},"ISSN":["2998-4157"],"issn-type":[{"value":"2998-4157","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}