{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:04:48Z","timestamp":1742184288860,"version":"3.38.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T00:00:00Z","timestamp":1078099200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2004,3]]},"DOI":"10.1109\/tpds.2004.1264810","type":"journal-article","created":{"date-parts":[[2004,2,24]],"date-time":"2004-02-24T21:01:05Z","timestamp":1077656465000},"page":"257-272","source":"Crossref","is-referenced-by-count":26,"title":["Exploiting global knowledge to achieve self-tuned congestion control for k-ary n-cube networks"],"prefix":"10.1109","volume":"15","author":[{"given":"M.","family":"Thottethodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.R.","family":"Lebeck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.S.","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.679218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846043"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/49.464716"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"issue":"13","key":"ref8","article-title":"Power4 Focuses on Memory Bandwidth","volume-title":"Microprocessor Report","volume":"13","author":"Diefendorff","year":"1999"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref10","article-title":"Simultaneous Multithreading: Multiplying Alpha Performance","author":"Emer","year":"1999","journal-title":"Microprocessor Forum"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/205511.205512"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/90.251892"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.211888"},{"year":"2003","key":"ref15","article-title":"High-Performance Parallel Interface-6400 Mbit\/s Physical Layer (HIPPI-6400-PH)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/52325.52356"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.21236\/ADA386244"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0376-5075(79)90032-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288141"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524561"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1998.708527"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-69352-1_24"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824340"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312198"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/78952.78955"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237179"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195575"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/71.80178"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1998.737987"},{"article-title":"The Superior Multiprocessor ARchiTecture (SMART) Interconnects Group","volume-title":"FlexSim","year":"2003","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1997.580852"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/71\/28286\/01264810.pdf?arnumber=1264810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:10:17Z","timestamp":1742098217000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1264810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,3]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,3]]}},"URL":"https:\/\/doi.org\/10.1109\/tpds.2004.1264810","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2004,3]]}}}