{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,7]],"date-time":"2025-12-07T21:31:38Z","timestamp":1765143098146},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tpds.2014.2312199","type":"journal-article","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T18:04:24Z","timestamp":1395165864000},"page":"786-795","source":"Crossref","is-referenced-by-count":61,"title":["GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling"],"prefix":"10.1109","volume":"26","author":[{"given":"Xiaoming","family":"Chen","sequence":"first","affiliation":[]},{"given":"Ling","family":"Ren","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317661"},{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1391989.1391995"},{"key":"ref30","year":"0"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555775"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008699807402"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479899358443"},{"key":"ref10","first-page":"1","article-title":"General-purpose sparse matrix building blocks using the NVIDIA CUDA technology platform","author":"christen","year":"2007","journal-title":"Proc First Workshop General Purpose Process Graph Process Units"},{"key":"ref11","first-page":"1","article-title":"Accelerating the ANSYS direct sparse solver with GPUs","author":"krawezik","year":"2009","journal-title":"Proc Symp App Accelerators in High Perf Comput"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2011.09.002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.44"},{"key":"ref14","author":"lucas","year":"2012","journal-title":"Multifrontal sparse matrix factorization on graphics processing units"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19328-6_9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1824801.1824814"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228565"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317685"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1137\/0909058"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.242"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164148"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2009.12.005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164974"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272548"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217964"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280743"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.64"},{"key":"ref1","author":"nagel","year":"1975","journal-title":"SPICE 2 A Computer Program to Stimulate Semiconductor Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/1034004"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/77626.77627"},{"key":"ref22","first-page":"106","article-title":"Advancing analysis capabilities in ansys through solver technology","author":"poole","year":"2003","journal-title":"Electron Trans Numeric Anal"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2003.07.011"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/992200.992206"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470941"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5214359"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7036147\/06774937.pdf?arnumber=6774937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:25Z","timestamp":1642005685000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6774937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2014.2312199","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}