{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T00:19:33Z","timestamp":1721002773475},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tpds.2014.2312924","type":"journal-article","created":{"date-parts":[[2014,3,21]],"date-time":"2014-03-21T18:02:33Z","timestamp":1395424953000},"page":"858-867","source":"Crossref","is-referenced-by-count":17,"title":["Performance-Oriented Partitioning for Task Scheduling of Parallel Reconfigurable Architectures"],"prefix":"10.1109","volume":"26","author":[{"given":"Chi-Chou","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2002","journal-title":"Virtexm 2 5\ufffdV Field Programmable Gate Arrays Product Specification"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380758"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/500001.500007","article-title":"apex: access pattern based memory architecture exploration","author":"grun","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.105"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.920829"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1196-2"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994946"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003490"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065667"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762404"},{"key":"ref40","year":"0","journal-title":"AT40KFamily Datasheet"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E92.C.539"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1145\/1278480.1278673","article-title":"selective band width and resource management in scheduling for dynamically reconfigurable architectures","author":"banerjee","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","first-page":"937","article-title":"VLSI architecture of the reconfigurable computing engine for digital signal processing applications","author":"chen","year":"2004","journal-title":"Proc IEEE Circuits Syst Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2060206"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862650"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.153"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1543834.1543990"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378246"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044121"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891102"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272406"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917551"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/12.773795"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TVLSI.2009.2032553","article-title":"Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding","volume":"19","author":"lin","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.39"},{"key":"ref2","first-page":"1","article-title":"A novel reconfigurable operator based IC design methodology for multimedia processing","author":"dai","year":"2009","journal-title":"Proc IEEE Region 10 Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.28"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCEE.2009.237"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/71.762819"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1049\/ip-cdt:20020748","article-title":"A technology mapping algorithm for heterogeneous FPGAs","author":"lai","year":"2002","journal-title":"IEEE Proc Comput Digital Tech"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/30.125072"},{"key":"ref22","article-title":"Temporal logic replication for dynamically reconfigurable FPGA partitioning","volume":"22","author":"mak","year":"2003","journal-title":"IEEE Trans Comput -Aided Des Integ Circ Syst"},{"key":"ref47","year":"2009","journal-title":"Virtex-5 FPGA User Guide"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289077"},{"key":"ref42","year":"2002","journal-title":"APEX20K Family Configuration Devices for SRAM-based LUT Devices"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.952745"},{"key":"ref41","year":"2002","journal-title":"ORCA Series 4 FPGAs Dataheet"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810676"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/321941.321942"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909806"},{"key":"ref43","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/12.773794"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7036147\/06777320.pdf?arnumber=6777320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:25Z","timestamp":1642005685000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6777320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":48,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2014.2312924","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}