{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,24]],"date-time":"2026-10-24T18:54:33Z","timestamp":1792868073740,"version":"4.5.0"},"reference-count":113,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2015,6,1]]},"DOI":"10.1109\/tpds.2014.2324563","type":"journal-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T14:04:43Z","timestamp":1400249083000},"page":"1524-1537","source":"Crossref","is-referenced-by-count":135,"title":["A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches"],"prefix":"10.1109","volume":"26","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"0"},{"key":"ref38","year":"0"},{"key":"ref33","year":"0"},{"key":"ref32","first-page":"243","article-title":"Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs","year":"2012","journal-title":"Proc IEEE\/ACM Des Autom Conf"},{"key":"ref31","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254787"},{"key":"ref37","first-page":"136","article-title":"Energy-and endurance-aware design of phase change memory caches","year":"2010","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref36","first-page":"234","article-title":"i$^2$ WAP: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations","year":"2013","journal-title":"Proc IEEE Int Symp High Perform Comput Arch"},{"key":"ref35","year":"0"},{"key":"ref34","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"ref27","year":"0"},{"key":"ref29","year":"0"},{"key":"ref20","year":"0"},{"key":"ref22","year":"0"},{"key":"ref21","year":"0"},{"key":"ref24","year":"0"},{"key":"ref23","year":"0"},{"key":"ref101","year":"0"},{"key":"ref26","year":"0"},{"key":"ref100","first-page":"268","article-title":"Wear-resistant hybrid cache architecture with phase change memory","year":"2012","journal-title":"Proc IEEE 7th Int Conf Netw Archit Storage"},{"key":"ref25","first-page":"112","article-title":"Haswell: A family of IA 22nm processors","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Digest Tech Papers"},{"key":"ref50","year":"0"},{"key":"ref51","year":"0"},{"key":"ref59","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1145\/2345141.2248434","article-title":"Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache","volume":"47","year":"2012","journal-title":"ACM SIGPLAN Notices"},{"key":"ref58","year":"0"},{"key":"ref57","year":"0"},{"key":"ref56","year":"0"},{"key":"ref55","first-page":"1092","article-title":"Prediction table based management policy for STT-RAM and SRAM hybrid cache","year":"2012","journal-title":"Proc 7th Int Conf Comput Convergence Technol"},{"key":"ref54","first-page":"273","article-title":"Compiler-assisted refresh minimization for volatile STT-RAM cache","year":"2013","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref53","first-page":"216","article-title":"Energy-efficient Spin-Transfer Torque RAM cache exploiting additional all-zero-data flags","year":"2013","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref52","year":"0"},{"key":"ref40","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref3","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"ref5","year":"0"},{"key":"ref8","first-page":"19","article-title":"High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy","year":"2013","journal-title":"Proc 23rd ACM Int Conf Great Lakes Symp VLSI"},{"key":"ref49","year":"0"},{"key":"ref7","first-page":"191","article-title":"A software approach for combating asymmetries of non-volatile memories","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref9","year":"0"},{"key":"ref46","year":"0"},{"key":"ref45","year":"0"},{"key":"ref48","article-title":"Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules","year":"2014","journal-title":"Proc IEEE Int Symp High Perform Comput Arch"},{"key":"ref47","year":"0"},{"key":"ref42","year":"0"},{"key":"ref41","first-page":"213","article-title":"An hybrid eDRAM\/SRAM macrocell to implement first-level data caches","year":"2009","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref44","year":"0"},{"key":"ref43","first-page":"297","article-title":"Analyzing the optimal ratio of SRAM banks in hybrid caches","year":"2012","journal-title":"Proc 30th IEEE Int Conf Computer Communications"},{"key":"ref73","first-page":"285","article-title":"Selectively protecting error-correcting code for area-efficient and reliable STT-RAM caches","author":"ahn","year":"2013","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref72","first-page":"1247","article-title":"Cache coherence enabled adaptive refresh for volatile STT-RAM","year":"2013","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref71","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","year":"2013","journal-title":"Intel Technol J"},{"key":"ref70","year":"0"},{"key":"ref76","first-page":"2481","article-title":"Hybrid cache architecture replacing SRAM cache with future memory technology","year":"2012","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref77","year":"0"},{"key":"ref74","first-page":"179","article-title":"Process variation aware data management for STT-RAM cache design","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref75","first-page":"143","article-title":"Asymmetric-access aware optimization for STT-RAM caches with process variations","year":"2013","journal-title":"Proc ACM Int Conf Great Lakes Symp VLSI"},{"key":"ref78","year":"0"},{"key":"ref79","year":"0"},{"key":"ref60","year":"0"},{"key":"ref62","year":"0"},{"key":"ref61","first-page":"239","article-title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","year":"2009","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"},{"key":"ref63","year":"0"},{"key":"ref64","year":"0"},{"key":"ref65","first-page":"247","article-title":"Performance and energy-efficiency analysis of hybrid cache memory based on SRAM-MRAM","author":"lee","year":"2012","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref66","year":"0"},{"key":"ref67","year":"0"},{"key":"ref68","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1177\/1094342010391989"},{"key":"ref69","article-title":"Static and dynamic co-optimizations for blocks mapping in hybrid caches","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref1","year":"0"},{"key":"ref109","year":"0"},{"key":"ref95","year":"0"},{"key":"ref108","year":"0"},{"key":"ref94","year":"0"},{"key":"ref107","year":"0"},{"key":"ref93","year":"0"},{"key":"ref106","year":"0"},{"key":"ref92","year":"0"},{"key":"ref105","first-page":"254","article-title":"3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis","year":"2009","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref91","first-page":"1825","article-title":"DWM-TAPESTRI-an energy efficient all-spin cache using domain wall shift based writes","year":"2013","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref104","first-page":"1813","article-title":"D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM\/MRAM hybrid memory","year":"2013","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref90","year":"0"},{"key":"ref103","first-page":"19","article-title":"Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache","year":"2011","journal-title":"Proc 9th IEEE Symp Embed Syst Real-Time Multimedia"},{"key":"ref102","year":"0"},{"key":"ref111","first-page":"100","article-title":"FlexiWay: A cache energy saving technique using fine-grained cache reconfiguration","year":"2013","journal-title":"Proc 31st Int Conf Comput Des"},{"key":"ref112","article-title":"MASTER: A multicore cache energy saving technique using dynamic cache reconfiguration","year":"2013","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref110","first-page":"240","article-title":"Cache decay: Exploiting generational behavior to reduce cache leakage power","year":"2001","journal-title":"Proc 28th Annu Int Symp Comput Archit"},{"key":"ref98","article-title":"WriteSmoothing: Improving Lifetime of Non-volatile Caches Using Intra-set Wear-leveling","year":"2014","journal-title":"Proc ACM Int Conf Great Lakes Symp VLSI"},{"key":"ref99","year":"0"},{"key":"ref96","article-title":"LastingNVCache: A technique for improving the lifetime of non-volatile caches","year":"2014","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref97","first-page":"140","article-title":"A circuit-architecture co-optimization framework for evaluating emerging memory hierarchies","year":"2013","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref10","year":"0"},{"key":"ref11","first-page":"143","article-title":"Technology comparison for large last-level caches (L$^3$ Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","year":"2013","journal-title":"Proc IEEE Int Symp High Perform Comput Arch"},{"key":"ref12","year":"0"},{"key":"ref13","year":"0"},{"key":"ref14","year":"0"},{"key":"ref15","year":"0"},{"key":"ref16","year":"0"},{"key":"ref82","year":"0"},{"key":"ref17","year":"0"},{"key":"ref81","year":"0"},{"key":"ref18","first-page":"185","article-title":"TapeCache: A high density, energy efficient cache based on domain wall memory","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref84","year":"0"},{"key":"ref19","year":"0"},{"key":"ref83","year":"0"},{"key":"ref113","year":"0"},{"key":"ref80","first-page":"264","article-title":"Energy reduction for STT-RAM using early write termination","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Des"},{"key":"ref89","first-page":"223","article-title":"Write intensity prediction for energy-efficient non-volatile caches","year":"2013","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref85","first-page":"243","article-title":"Design space exploration of workload-specific last-level caches","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref86","year":"0"},{"key":"ref87","year":"0"},{"key":"ref88","year":"0"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7106033\/06816046.pdf?arnumber=6816046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:29:08Z","timestamp":1641986948000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6816046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,1]]},"references-count":113,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2014.2324563","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6,1]]}}}