{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T23:15:51Z","timestamp":1792797351174,"version":"4.5.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish FPU","award":["AP2010-4900"],"award-info":[{"award-number":["AP2010-4900"]}]},{"name":"Spanish Science and Technology Commission","award":["TIN2010-21291-C02-02"],"award-info":[{"award-number":["TIN2010-21291-C02-02"]}]},{"name":"Spanish Science and Technology Commission","award":["TIN2013-46957-C2-2-P"],"award-info":[{"award-number":["TIN2013-46957-C2-2-P"]}]},{"name":"European Union FP7","award":["ICT-288777"],"award-info":[{"award-number":["ICT-288777"]}],"id":[{"id":"https:\/\/ror.org\/019w4f821","id-type":"ROR","asserted-by":"crossref"}]},{"name":"European Union FP7","award":["ERC-321253"],"award-info":[{"award-number":["ERC-321253"]}],"id":[{"id":"https:\/\/ror.org\/019w4f821","id-type":"ROR","asserted-by":"crossref"}]},{"name":"European HiPEAC Network of Excellence and the JSA","award":["2013-119"],"award-info":[{"award-number":["2013-119"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2015,9,1]]},"DOI":"10.1109\/tpds.2014.2355827","type":"journal-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T14:35:16Z","timestamp":1410359716000},"page":"2506-2519","source":"Crossref","is-referenced-by-count":6,"title":["Lattice Graphs for High-Scale Interconnection Topologies"],"prefix":"10.1109","volume":"26","author":[{"given":"Cristobal","family":"Camarero","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carmen","family":"Martinez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramon","family":"Beivide","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Classes of symmetric Cayley graphs over finite Abelian groups of degrees 4 and 6","author":"camarero","year":"2014"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.72"},{"key":"ref12","first-page":"26:1","article-title":"The IBM Blue Gene\/Q interconnection network and message unit","author":"chen","year":"0","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0213"},{"key":"ref14","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611973099.114"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1203863110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.39"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(94)00361-L"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.132"},{"key":"ref28","first-page":"471","article-title":"Doubly twisted torus networks for VLSI processor arrays","author":"sequin","year":"0","journal-title":"Proc 8th Annu Symp Comput Arch"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.93744"},{"key":"ref27","article-title":"Optimal routing in 2-jump circulant networks","author":"robic","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.229158"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48686-0_36"},{"key":"ref5","year":"0"},{"key":"ref8","first-page":"169","article-title":"Symmetric L-graphs","author":"camarero","year":"0","journal-title":"Proc 3rd Int Workshop Optimal Netw Topologies"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.30"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.21148"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.77"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/11533719_79"},{"key":"ref22","first-page":"527","article-title":"The torus: An exercise in constructing a processing surface","author":"martin","year":"0","journal-title":"Proc 3rd Caltech Conf on Very Large Scale Integration"},{"key":"ref21","author":"janssen","year":"1973","journal-title":"Crystallographic Groups"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.57"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2023733"},{"key":"ref26","first-page":"180","article-title":"A 1.2 TB\/s on-chip ring interconnect for 45nm 8-core enterprise Xeon$\\circledR$ processor","author":"park","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Digest Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2010.08.008"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7180482\/06894180.pdf?arnumber=6894180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:32Z","timestamp":1641987692000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6894180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,1]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2014.2355827","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2015,9,1]]}}}