{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T15:36:30Z","timestamp":1771515390627,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["EEC-0642422"],"award-info":[{"award-number":["EEC-0642422"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["IIP-1161022"],"award-info":[{"award-number":["IIP-1161022"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/tpds.2015.2390631","type":"journal-article","created":{"date-parts":[[2015,1,12]],"date-time":"2015-01-12T20:59:27Z","timestamp":1421096367000},"page":"237-249","source":"Crossref","is-referenced-by-count":8,"title":["MACS: A Highly Customizable Low-Latency Communication Architecture"],"prefix":"10.1109","volume":"27","author":[{"given":"Rohit","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2002.1179016"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/30.125072"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2013.82"},{"key":"ref30","article-title":"Altera inc","year":"0"},{"key":"ref37","first-page":"55","article-title":"A circuit-switched network architecture for network-on-chip","author":"zheng","year":"0","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref36","first-page":"169","author":"zeferino","year":"2003","journal-title":"SoCIN A parametric and scalable network-on-chip"},{"key":"ref35","article-title":"Xilinx inc. usa","year":"0"},{"key":"ref34","first-page":"8","author":"wiklund","year":"2003","journal-title":"SoCBUS switched network on chip for hard real time embedded systems"},{"key":"ref10","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref11","author":"duato","year":"2003","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501178"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050175"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090669"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2086930"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830919"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref27","article-title":"Aldec inc","author":"pro","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Arch Euromicro J"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.11.006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.109"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2010.5549399"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"23","DOI":"10.29292\/jics.v3i1.278","article-title":"A new router architecture for high-performance intrachip networks","volume":"3","author":"carara","year":"2008","journal-title":"Integr Circuits Syst Des"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref1","first-page":"18","article-title":"Xpipes: A network-on-chip architecture for gigascale systems-on-chip","volume":"4","author":"benini","year":"2005","journal-title":"IEEE Circuits Syst Mag"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IC-NC.2010.12"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981514"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090728"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048402"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380475"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7350313\/7006979.pdf?arnumber=7006979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T17:04:44Z","timestamp":1650992684000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7006979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2390631","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}