{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:48Z","timestamp":1740133128168,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003329","name":"MINECO","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["TIN2012-38341-C04-01\/03"],"award-info":[{"award-number":["TIN2012-38341-C04-01\/03"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fundaci\u00f3n Seneca-Agencia de Ciencia y Tecnolog\u00eda de la Regi\u00f3n de Murcia"},{"name":"J\u00f3venes L\u00edderes en Investigaci\u00f3n","award":["18956\/JLI\/13"],"award-info":[{"award-number":["18956\/JLI\/13"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tpds.2015.2412139","type":"journal-article","created":{"date-parts":[[2015,3,11]],"date-time":"2015-03-11T14:33:57Z","timestamp":1426084437000},"page":"748-761","source":"Crossref","is-referenced-by-count":15,"title":["Efficient TLB-Based Detection of Private Pages in Chip Multiprocessors"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8189-3776","authenticated-orcid":false,"given":"Albert","family":"Esteve","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria E.","family":"Gomez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Robles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413143"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref32","first-page":"34","article-title":"The ALPBench benchmark suite for complex multimedia applications","author":"li","year":"0","journal-title":"Proc Int Symp Workload Characterization"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"year":"2008","author":"thoziyoor","key":"ref30"},{"key":"ref37","article-title":"Multi-graincoherence directory","author":"zebchuk","year":"0","journal-title":"Proc 46th Int Symp Microarchit"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"ref35","first-page":"62","article-title":"Shared lastlevel TLBs for chip multiprocessors","author":"bhattacharjee","year":"0","journal-title":"Proc 7th Int Symp High-Performance Comput Archit"},{"key":"ref34","first-page":"30","article-title":"Evaluating non-deterministic multi-threaded commercial workloads","author":"alameldeen","year":"0","journal-title":"Proc 5th Workshop Comput Archit Eval Using Commercial Workloads"},{"key":"ref10","first-page":"501","article-title":"Compilerassisted data distribution for chip multiprocessors","author":"li","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref40","first-page":"535","article-title":"A new perspective for efficient virtualcache coherence","author":"kaxiras","year":"0","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref11","first-page":"231","article-title":"Practically private: Enabling high performance CMPs through compiler-assisted data classification","author":"li","year":"0","journal-title":"Proc 21st Int Conf Parallel Archit Compilation Techn"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.70"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854331"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.11"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400687"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237039"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacets general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"0","journal-title":"Comput Archit News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854292"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"ref8","first-page":"455","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"cho","year":"0","journal-title":"Proc 39th IEEE\/ACM Int Symp Microarchit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.8"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/107971.107981"},{"key":"ref42","first-page":"243","article-title":"TLB and snoop energy-reduction using virtual caches","author":"ekman","year":"0","journal-title":"Proc Int Symp Low Power Electron Design"},{"year":"0","key":"ref24"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416643"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7403835\/07058428.pdf?arnumber=7058428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:25Z","timestamp":1641988045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7058428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2412139","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}