{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:20:36Z","timestamp":1785421236127,"version":"3.56.0"},"reference-count":114,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100006228","name":"Oak Ridge National Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006228","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,4,1]]},"DOI":"10.1109\/tpds.2015.2426179","type":"journal-article","created":{"date-parts":[[2015,4,24]],"date-time":"2015-04-24T14:29:18Z","timestamp":1429885758000},"page":"1226-1238","source":"Crossref","is-referenced-by-count":68,"title":["A Survey of Techniques for Modeling and Improving Reliability of Computing Systems"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2908-993X","authenticated-orcid":false,"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1166133.1166136"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1755888.1755910"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003236"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/307338.301000"},{"key":"ref30","article-title":"Mitigating multi-bit soft errors in L1 caches using last-store prediction","author":"gold","year":"0","journal-title":"Proc Workshop Architectural Support Gigascale Integration"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.23"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006723"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref29","first-page":"1282","article-title":"Area-efficient error protection for caches","author":"kim","year":"0","journal-title":"Proc Design Autom Test Eur"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600216"},{"key":"ref22","article-title":"A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches","author":"mittal","year":"2014","journal-title":"Trans Parallel Distrib Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref24","first-page":"54?75","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090914"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370846"},{"key":"ref26","article-title":"A taxonomy to enable error recovery and correction in software","author":"sridharan","year":"0","journal-title":"Workshop on Quality-Aware Design"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250725"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105305"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878956"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513907"},{"key":"ref58","first-page":"132","article-title":"Managing multi-core soft-error reliability through utility-driven cross domain optimization","author":"zhang","year":"0","journal-title":"Proc Int Conf Appl -Specific Syst Arch Process"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.01.004"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.04.009"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1269899.1254884"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.12"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.490893"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1177\/1094342014522573"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/957717.957772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2505012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544276"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2008.30"},{"key":"ref45","first-page":"411","article-title":"Mitigating soft error failures for multimedia applications by selective data protection","author":"lee","year":"0","journal-title":"Proc Int Conf Compilers Archit Synthesis Embedded Syst"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2012.05.002"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.68"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168940"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.33"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364511"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2594291.2594298"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250726"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.9"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.181"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835966"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.21"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/1366224.1366227"},{"key":"ref74","first-page":"435","article-title":"Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology","author":"zhang","year":"0","journal-title":"Proc Int Symp Microarchit"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.116"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/1542452.1542459"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086266"},{"key":"ref61","article-title":"Evaluating the effects of compiler optimisations on AVF","author":"jones","year":"0","journal-title":"Proc Workshop Interaction Compilers Comput Archit"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.68"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176535"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2011.69"},{"key":"ref66","article-title":"Statistical fault injection-based AVF analysis of a GPU architecture","author":"farazmand","year":"0","journal-title":"IEEE workshop on silicon errors in logic-system effects"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"ref68","doi-asserted-by":"crossref","first-page":"953","DOI":"10.1109\/TVLSI.2009.2017441","article-title":"On the exploitation of narrow-width values for improving register file reliability","volume":"17","author":"hu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"ref2","author":"ziegler","year":"2004","journal-title":"SERHistory trends and challenges A guide for designing with memory ICs"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2013.01.001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127933"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.188"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.831993"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853212"},{"key":"ref93","first-page":"147","article-title":"Characterizing microarchitecture soft error vulnerability phase behavior","author":"fu","year":"0","journal-title":"Proc Int Symp Model Anal Simul Comput Telecommun Syst"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081425"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.23"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1145\/2528521.1508265"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1394016"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.354"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.84"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.31"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/1658357.1658359"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278289"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2010.84"},{"key":"ref98","first-page":"129","article-title":"Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics","author":"duan","year":"0","journal-title":"Proc Int Symp High Performance Comput Archit"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736063"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787342"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279597"},{"key":"ref14","first-page":"96","article-title":"5.1 POWER8 $^{\\text{TM}}$ : A 12-core server-class processor in 22nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614300025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118507"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416629"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref114","doi-asserted-by":"crossref","first-page":"1543","DOI":"10.7873\/DATE.2015.0733","article-title":"Destiny: A Tool for Modeling Emerging 3D NVM and eDRAM Caches","author":"matt poremba","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref113","first-page":"148","article-title":"Drowsy caches: simple techniques for reducing leakage power","author":"flautner","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.62"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114178"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.4"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844486"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237024"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7430414\/7094277.pdf?arnumber=7094277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:53Z","timestamp":1641988073000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7094277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,1]]},"references-count":114,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2426179","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,4,1]]}}}