{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T19:31:48Z","timestamp":1782934308047,"version":"3.54.5"},"reference-count":94,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000993","name":"UT-Battelle","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000993","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004673","name":"LLC","doi-asserted-by":"publisher","award":["DE-AC05-00OR22725"],"award-info":[{"award-number":["DE-AC05-00OR22725"]}],"id":[{"id":"10.13039\/100004673","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,5,1]]},"DOI":"10.1109\/tpds.2015.2435788","type":"journal-article","created":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T18:40:16Z","timestamp":1432147216000},"page":"1524-1536","source":"Crossref","is-referenced-by-count":75,"title":["A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2908-993X","authenticated-orcid":false,"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/1111583.1111587"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829823"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/12.644292"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/384264.379235"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2008.15"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327178"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2003.1250316"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"ref75","first-page":"237","article-title":"Adaptive main memory compression","author":"tuduce","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref38","first-page":"101","article-title":"The case for compressed caching in virtual memory systems","author":"wilson","year":"0","journal-title":"Proc USENIX Annu Tech Conf General Track"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2009.5289170"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657031"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540729"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2663761.2663764"},{"key":"ref30","article-title":"A survey of power management techniques for phase change memory","author":"mittal","year":"2015","journal-title":"Int J Comput Aided Eng Technol"},{"key":"ref37","first-page":"96","article-title":"Selective main memory compression by identifying program phase changes","author":"nakar","year":"0","journal-title":"Proc Workshop on Memory Performance Issues"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698785"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref34","article-title":"A dynamically partitionable compressed cache","author":"chen","year":"0","journal-title":"Proc of the Singapore-MIT Alliance Symposium"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.41"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240590"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056021"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400714"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001344"},{"key":"ref27","first-page":"327","article-title":"Restrictive compression techniques to increase level 1 cache capacity","author":"pujara","year":"0","journal-title":"Proc Int Conf Comput Des"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090659"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206865"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751909"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/773146.773048"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"ref1","article-title":"Power management techniques for data centers: A survey","year":"2014"},{"key":"ref20","first-page":"519","article-title":"The compression cache: Using on-line compression to extend physical memory","author":"douglis","year":"0","journal-title":"Proc Usenix Winter Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0287"},{"key":"ref21","first-page":"184","article-title":"Design and evaluation of a selective compressed memory system","author":"lee","year":"0","journal-title":"Proc Int Conf Comput Des"},{"key":"ref24","first-page":"9","article-title":"Low-energy data cache using sign compression and cache line bisection","author":"kim","year":"0","journal-title":"Proc of the 2nd Annual Workshop on Memory Performance Issues"},{"key":"ref23","first-page":"172","article-title":"Linearly compressed pages: A low-complexity, low-latency main memory compression framework","author":"pekhimenko","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Microarch"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00030-8"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540715"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750399"},{"key":"ref92","year":"2010"},{"key":"ref91","author":"dilger","year":"2013"},{"key":"ref90","author":"jennings","year":"2013"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/11682127_9"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1274999"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"},{"key":"ref55","article-title":"Exploiting compressed block size as an indicator of future reuse","author":"pekhimenko","year":"2013"},{"key":"ref54","first-page":"131","article-title":"ECM: Effective capacity maximizer for high-performance compressed caching","author":"baek","year":"0","journal-title":"Proc Int Symp High-Perform Comput Archit"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081388"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155670"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2006.343807"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2012.050990"},{"key":"ref40","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"ref13","year":"2015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.31"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.62"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665696"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944876"},{"key":"ref17","first-page":"333","article-title":"Improving privacy and lifetime of PCM-based main memory","author":"kong","year":"0","journal-title":"Proc Int Conf Dependable Syst Netw"},{"key":"ref84","first-page":"163","article-title":"Energy savings through compression in embedded java environments","author":"chen","year":"0","journal-title":"Proc Ninth Int Symp Hardware\/Software Codesign"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2007.51"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555801"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.925011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008580"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673280"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917563"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1196636.1196637"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1996.546466"},{"key":"ref88","first-page":"51","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"0","journal-title":"Proc Int Symp Nanoscale Archit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367059"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824304"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DICTAP.2012.6215359"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370911"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/43.811316"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054958"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898072"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391968"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45937-5_4"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7449033\/07110612.pdf?arnumber=7110612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:21Z","timestamp":1633919661000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7110612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,1]]},"references-count":94,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2435788","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,5,1]]}}}