{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T02:13:12Z","timestamp":1775182392451,"version":"3.50.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National High Technology Research and Development Program of China","award":["2012AA010902"],"award-info":[{"award-number":["2012AA010902"]}]},{"name":"National High Technology Research and Development Program of China","award":["2015AA011505"],"award-info":[{"award-number":["2015AA011505"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202055"],"award-info":[{"award-number":["61202055"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61303053"],"award-info":[{"award-number":["61303053"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432016"],"award-info":[{"award-number":["61432016"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402445"],"award-info":[{"award-number":["61402445"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"crossref","award":["2011CB302504"],"award-info":[{"award-number":["2011CB302504"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000163","name":"Australian Research Council","doi-asserted-by":"publisher","award":["DP110104628"],"award-info":[{"award-number":["DP110104628"]}],"id":[{"id":"10.13039\/100000163","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000163","name":"Australian Research Council","doi-asserted-by":"publisher","award":["DP130101970"],"award-info":[{"award-number":["DP130101970"]}],"id":[{"id":"10.13039\/100000163","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,5,1]]},"DOI":"10.1109\/tpds.2015.2442983","type":"journal-article","created":{"date-parts":[[2015,6,9]],"date-time":"2015-06-09T18:23:42Z","timestamp":1433874222000},"page":"1443-1456","source":"Crossref","is-referenced-by-count":19,"title":["Predicting Cross-Core Performance Interference on Multicore Processors with Regression Analysis"],"prefix":"10.1109","volume":"27","author":[{"given":"Jiacheng","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Huimin","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Jingling","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Xiaobing","family":"Feng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Query-directed adaptive heap cloning for optimizing compilers","author":"sui","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Code Generation Optim"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654066"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.8"},{"key":"ref31","article-title":"Memory bandwidth and machine balance in current high performance computers","author":"mccalpin","year":"1995"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259050"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.43"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485975"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772991"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605400"},{"key":"ref2","first-page":"1","article-title":"Defensive loop tiling for shared cache","author":"bao","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Code Generation Optim"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815996"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161233"},{"key":"ref23","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"0","journal-title":"Proc 8th Int Symp High-Perform Comput Archit"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944887"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485974"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772985"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"ref55","first-page":"201","article-title":"An empirical model for predicting Cross-core performance interference on multicore processors","author":"zhao","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693482"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2307\/1937887"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346317"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810509"},{"key":"ref13","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454146"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_16"},{"key":"ref17","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"jim","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref18","first-page":"167","article-title":"Principal components in regression analysis","author":"jolliffe","year":"2002","journal-title":"Principal Components Analysis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"ref4","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.33"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854306"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494987"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835948"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1324969.1324973"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254792"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"ref42","first-page":"1","article-title":"Compiling for niceness mitigating contention for QoS in warehouse scale computers","author":"tang","year":"0","journal-title":"Proc 10th IEEE\/ACM Int Symp Code Generation Optim"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2000417.2000419"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2003.1253263"},{"key":"ref43","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7449033\/07120141.pdf?arnumber=7120141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:21Z","timestamp":1633919661000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7120141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,1]]},"references-count":56,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2442983","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,5,1]]}}}