{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:52Z","timestamp":1740133132286,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT & Future Planning","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IT R&D program"},{"DOI":"10.13039\/501100003621","name":"MSIP\/KEIT","doi-asserted-by":"publisher","award":["KI001810041244"],"award-info":[{"award-number":["KI001810041244"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Project on High Performance and Scalable Manycore Operating System","award":["14-824-09-011"],"award-info":[{"award-number":["14-824-09-011"]}]},{"name":"Basic Science Research Program","award":["NRF-2014R1A1A1005894"],"award-info":[{"award-number":["NRF-2014R1A1A1005894"]}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1217102"],"award-info":[{"award-number":["CNS-1217102"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,6,1]]},"DOI":"10.1109\/tpds.2015.2453965","type":"journal-article","created":{"date-parts":[[2015,7,8]],"date-time":"2015-07-08T18:26:48Z","timestamp":1436380008000},"page":"1838-1851","source":"Crossref","is-referenced-by-count":5,"title":["Workload-Aware Optimal Power Allocation on Single-Chip Heterogeneous Processors"],"prefix":"10.1109","volume":"27","author":[{"given":"Jae Young","family":"Jang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Euijin","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2008","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.2"},{"key":"ref11","first-page":"1","article-title":"AMD's Llano fusion APU","author":"foley","year":"0","journal-title":"Proc Symp High Perform Chips"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.17"},{"key":"ref14","first-page":"77","article-title":"Dynamic power-performance adaptation of parallel computation on chip multiprocessors","author":"li","year":"0","journal-title":"Proc IEEE\/ACM Int Symp High-Perform Comput Archit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"year":"0","key":"ref18"},{"key":"ref19","first-page":"44","article-title":"Rodinia: A benchmark suite for heterogeneous computing","author":"shuai","year":"0","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853208"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"ref27","first-page":"593","article-title":"Chimera: Collaborative preemption for multitasking on a shared GPU","author":"park","year":"0","journal-title":"Proc Int Conf Archit Support Program Lang Oper Syst"},{"year":"2011","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250753"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346318"},{"key":"ref8","first-page":"45","article-title":"Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping","author":"luk","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Microarchit"},{"key":"ref7","first-page":"401","article-title":"Workload and power budge partitioning for single-chip heterogeneous processors","author":"wang","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Parallel Archit Compilation Techn"},{"key":"ref2","first-page":"283","article-title":"AMD trinity fusion APU","author":"nussbaum","year":"0","journal-title":"Proc Symp High Perform Chips"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2010.22"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815998"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168946"},{"year":"2014","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228519"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7469437\/07152947.pdf?arnumber=7152947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,12]],"date-time":"2023-08-12T03:43:42Z","timestamp":1691811822000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7152947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,1]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2453965","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2016,6,1]]}}}