{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:39:54Z","timestamp":1771702794426,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,6,1]]},"DOI":"10.1109\/tpds.2015.2468716","type":"journal-article","created":{"date-parts":[[2015,8,14]],"date-time":"2015-08-14T18:32:02Z","timestamp":1439577122000},"page":"1603-1616","source":"Crossref","is-referenced-by-count":22,"title":["CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-Based NoCs"],"prefix":"10.1109","volume":"27","author":[{"given":"Davide","family":"Zoni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Flich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Fornaciari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref13","first-page":"73","article-title":"Flit-reservation flow control","author":"peh","year":"0","journal-title":"Proc Int Symp High-Performance Comput Architec"},{"key":"ref14","first-page":"62","article-title":"Flexible and adaptive on-chip interconnect for tera-scale architectures","volume":"13","author":"azimi","year":"2009","journal-title":"Intel Technol J"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081596"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref17","first-page":"240:1","article-title":"ElastiStore: An elastic buffer architecture for network-on-chip routers","author":"seitanidis","year":"0","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"ref19","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.166"},{"key":"ref3","first-page":"333","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"0","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarch"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref8","first-page":"354","article-title":"Application-specific buffer space allocation for networks-on-chip router design","author":"hu","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref2","first-page":"795","article-title":"Traffic analysis for on-chip networks design of multimedia applications","author":"varatkar","year":"0","journal-title":"Proc 39th Design Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012681"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95859"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.09.005"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7469437\/07202891.pdf?arnumber=7202891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:51Z","timestamp":1642006131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7202891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,1]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2468716","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,6,1]]}}}