{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:21Z","timestamp":1773246921368,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61379040"],"award-info":[{"award-number":["61379040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61272131"],"award-info":[{"award-number":["61272131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61202053"],"award-info":[{"award-number":["61202053"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61222204"],"award-info":[{"award-number":["61222204"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004608","name":"Jiangsu Provincial Natural Science Foundation","doi-asserted-by":"publisher","award":["SBK201240198"],"award-info":[{"award-number":["SBK201240198"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011387","name":"State Key Laboratory of Computer Architecture, ICT, CAS","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100011387","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000143","name":"CCF-Tencent Open Research Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,8,1]]},"DOI":"10.1109\/tpds.2015.2487346","type":"journal-article","created":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T18:29:14Z","timestamp":1444069754000},"page":"2303-2315","source":"Crossref","is-referenced-by-count":19,"title":["Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution Engine"],"prefix":"10.1109","volume":"27","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Junneng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[]},{"given":"Aili","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.13"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2666356.2594292"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451143"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136512"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968510"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/285930.286005"},{"key":"ref36","first-page":"184","article-title":"Parallelizing compiler framework and API for power reduction and software productivity of real-time heterogeneous multicores","author":"hayashi","year":"2010","journal-title":"Proc 23rd Int Conf Languages Compilers Parallel Comput"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/561672"},{"key":"ref34","year":"2010"},{"key":"ref10","first-page":"1216","article-title":"FPGA implementation of a scheduler supporting parallel dataflow execution","author":"zhang","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1007\/s11265-007-0138-6","article-title":"A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance","volume":"50","author":"mladen","year":"2008","journal-title":"J Signal Process Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.55"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536503"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MM.2004.1","article-title":"A multilevel computing architecture for embedded multimedia applications","volume":"24","author":"faraydon","year":"2004","journal-title":"IEEE Micro"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref4","year":"0"},{"key":"ref28","first-page":"1","article-title":"Hthreads: A computational model for reconfigurable devices in international conference on field programmable logic and applications","author":"peck","year":"2006","journal-title":"Proc Int Conf Field Programmable Logic Appl"},{"key":"ref3","year":"1998"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SCC.2011.26"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.17"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508170"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"ref9","first-page":"5","article-title":"Larsson-edefors per, and stenstrom per","author":"thuresson","year":"2009","journal-title":"FlexCore Utilizing Exposed Datapath Control for Efficient Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155628"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref45","first-page":"149","article-title":"Area and delay trade-offs in the circuit and architecture design of FPGAs","author":"ian","year":"2008","journal-title":"Proc ACM\/SIGDA 12th Int Symp Field Programmable Gate Arrays"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750414"},{"key":"ref24","article-title":"Yoga: A hybrid dynamic vliw\/ooo processor","author":"villavieja","year":"2014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"ref41","first-page":"57","article-title":"OoOJava: Software out-of-order execution","author":"jenista","year":"2011","journal-title":"Proc 16th ACM Symp Principles Practice Parallel Program"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315628"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1383422.1383447"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2459316.2459320"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009106195"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7511818\/07289452.pdf?arnumber=7289452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T23:07:41Z","timestamp":1692054461000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7289452\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8,1]]},"references-count":45,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2487346","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,8,1]]}}}