{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:37:38Z","timestamp":1761896258684,"version":"3.37.3"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1547034","1547035","1547036","1600820"],"award-info":[{"award-number":["1547034","1547035","1547036","1600820"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tpds.2016.2521641","type":"journal-article","created":{"date-parts":[[2016,1,25]],"date-time":"2016-01-25T14:06:40Z","timestamp":1453730800000},"page":"3058-3070","source":"Crossref","is-referenced-by-count":30,"title":["Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors"],"prefix":"10.1109","volume":"27","author":[{"given":"Pavan","family":"Poluri","sequence":"first","affiliation":[]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"93","article-title":"Exploring fault-tolerant network-on-chip architectures","author":"park","year":"0","journal-title":"Proc IEEE Int Conf Dependable Syst Netw"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492721"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.39"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835942"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3969\/j.issn.1004-4132.2011.04.002"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136487"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref29","first-page":"298","article-title":"Ariadne: Agnostic reconfiguration in a disconnected network environment","author":"deorio","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.347217"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2004.1399629"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946457"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"725","DOI":"10.1109\/T-ED.1982.20769","article-title":"alpha-particle-induced soft error rate in vlsi circuits","volume":"29","author":"sai-halasz","year":"1982","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.421.0117"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"2516","DOI":"10.1109\/TNS.2005.860714","article-title":"Single-event mitigation in combinational logic using targeted data path hardening","volume":"52","author":"sternberg","year":"2005","journal-title":"IEEE Trans Nucl Sci"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref57","first-page":"177","article-title":"The impact of technology scaling on lifetime reliability","author":"adve","year":"0","journal-title":"Proc IEEE Int Conf Dependable Syst Netw"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.8"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.042"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.120"},{"key":"ref53","first-page":"502","article-title":"Soft error reduction in combinational logic using gate resizing and FlipFlop selection","author":"rao","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835966"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"ref11","first-page":"15","article-title":"Design of a dynamic priority-based fast path architecture for on-chip networks","author":"park","year":"0","journal-title":"Proc IEEE Symp High Perform Interconnects"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999964"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382143"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.77"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HKEDM.1999.836404"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref8","article-title":"Network on chip: An architecture for billion transistor era","volume":"31","author":"hemani","year":"0","journal-title":"Proc IEEE Norchip Conf"},{"year":"2011","key":"ref7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"ref48","first-page":"100","article-title":"Cost-effective radiation hardening technique for combinational logic","author":"zhou","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2007.015397"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2007.5"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/MDT.2005.104","article-title":"Analysis of error recovery schemes for networks on chips","volume":"22","author":"theocharides","year":"2005","journal-title":"IEEE Design Test Comput"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204909"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7563479\/07390298.pdf?arnumber=7390298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:29Z","timestamp":1641987809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7390298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":61,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2016.2521641","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}