{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:30:04Z","timestamp":1781883004220,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1017961"],"award-info":[{"award-number":["CCF-1017961"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1422408"],"award-info":[{"award-number":["CCF-1422408"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/tpds.2016.2546246","type":"journal-article","created":{"date-parts":[[2016,3,24]],"date-time":"2016-03-24T18:20:45Z","timestamp":1458843645000},"page":"274-289","source":"Crossref","is-referenced-by-count":4,"title":["Using Switchable Pins to Increase Off-Chip Bandwidth in Chip-Multiprocessors"],"prefix":"10.1109","volume":"28","author":[{"given":"Shaoming","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samuel","family":"Irving","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lu","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashok","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560342"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref37","first-page":"234","article-title":"Symbiotic job scheduling for a simultaneous multithreading processor","author":"snavely","year":"0","journal-title":"Proc Int Conf Archit Support Program Lang Oper Syst"},{"key":"ref36","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"2012"},{"key":"ref35","year":"0"},{"key":"ref34","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853220"},{"key":"ref14","first-page":"130","article-title":"Coordinating processor and main memory for efficient server power control","author":"chen","year":"0","journal-title":"Proc Int Conf Supercomput"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.1994.367660"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006211"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"ref19","author":"jakushokas","year":"0"},{"key":"ref28","year":"0"},{"key":"ref4","year":"0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.46"},{"key":"ref3","year":"0"},{"key":"ref6","year":"0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref5","year":"0"},{"key":"ref8","year":"0"},{"key":"ref7","year":"0"},{"key":"ref2","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref21","author":"kishore","year":"2009","journal-title":"VLSI Design"},{"key":"ref42","first-page":"373","article-title":"Architecture implications of pads as a scare resource","author":"zhang","year":"0","journal-title":"Proc 41st Annu Int Symp Comput Archit"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337163"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/71\/7779224\/7440872-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7779224\/07440872.pdf?arnumber=7440872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:37Z","timestamp":1649443717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440872\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2016.2546246","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}