{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:02:10Z","timestamp":1767834130448,"version":"3.49.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National High Technology Research and Development Program of China","award":["2012AA012701"],"award-info":[{"award-number":["2012AA012701"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/tpds.2016.2554278","type":"journal-article","created":{"date-parts":[[2016,4,14]],"date-time":"2016-04-14T18:08:00Z","timestamp":1460657280000},"page":"29-43","source":"Crossref","is-referenced-by-count":15,"title":["CIACP: A Correlation- and Iteration- Aware Cache Partitioning Mechanism to Improve Performance of Multiple Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1109","volume":"28","author":[{"given":"Chen","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2295622"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2013.6531127"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/AIPR.2013.6749316"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303133"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2463735"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2007.52"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/WCNC.2007.16"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.77"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185963"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.49"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"key":"ref20","first-page":"242","article-title":"Cooperative cache partitioning for chip multiprocessors","author":"chang","year":"0","journal-title":"Proc Int Conf Supercomput"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540734"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056061"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056022"},{"key":"ref25","first-page":"1","article-title":"Variation aware cache partitioning for multithreaded programs","author":"kozhikkottu","year":"0","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2319676"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868647"},{"key":"ref40","article-title":"The landscape of parallel computing research:\n A view from berkeley","author":"asanovic","year":"2006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.46"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237037"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837309"},{"key":"ref19","first-page":"213","article-title":"Jigsaw: Scalable software-defined caches","author":"beckmann","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2207748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2263155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658434"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912075"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1997.641291"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412150"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744789"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.014"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1562764.1562783"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.45"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7779224\/07452657.pdf?arnumber=7452657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:42Z","timestamp":1642003962000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7452657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":50,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2016.2554278","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}