{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:36:42Z","timestamp":1775666202845,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tpds.2016.2571282","type":"journal-article","created":{"date-parts":[[2016,5,22]],"date-time":"2016-05-22T00:51:32Z","timestamp":1463878292000},"page":"1-1","source":"Crossref","is-referenced-by-count":6,"title":["An Energy-Efficient Directory Based Multicore Architecture with Wireless Routers to Minimize the Communication Latency"],"prefix":"10.1109","author":[{"given":"Abu","family":"Asaduzzaman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kishore K.","family":"Chidella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Divya","family":"Vardha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"VisualSim Architect","year":"2016","journal-title":"Mirabilis Design"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224449"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2012.6161808"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283899"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/el:20080854"},{"key":"ref30","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref37","author":"clements","year":"2013","journal-title":"Computer Organization & Architecture Themes and Variations"},{"key":"ref36","article-title":"Cell Architecture Explained Version 2","author":"blachford","year":"2016"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"ref34","first-page":"391","article-title":"Wire efficient VLSI multiprocessor communication networks","author":"dally","year":"0","journal-title":"Proc Stanford Conf Adv Res Very Large-Scale Integr"},{"key":"ref10","first-page":"588","article-title":"Tile64-processor: A 64-core soc with mesh interconnect","author":"bell","year":"0","journal-title":"Proc IEEE Int Conf Solid-State Circuits"},{"key":"ref40","article-title":"What consumes more power: Wired or wireless internet connection?","year":"2012","journal-title":"Comput Netw"},{"key":"ref11","first-page":"98","article-title":"An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS","author":"vangal","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","article-title":"Quadro FX 5600","year":"2016","journal-title":"Nvidia"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IC3I.2014.7019809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.105"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363745"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2011.6030618"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-00738-0_12"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS-EERC.2013.29"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2011.37"},{"key":"ref4","first-page":"422","article-title":"Exploiting ILP, TLP, and DLP using polymorphism in the TRIPS architecture","author":"sankaralingam","year":"0","journal-title":"Proc 30th Annu Int Symp Comput Archit"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref6","article-title":"IBM's cell processor: The next generation of computing?","author":"every","year":"2005","journal-title":"Shareware Press"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2007.139"},{"key":"ref5","article-title":"Chip multiprocessor coherence and interconnect system design","author":"jerger","year":"2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SACI.2011.5873041"},{"key":"ref7","first-page":"1","article-title":"The heterogeneous architecture of multicore research and design","author":"li","year":"0","journal-title":"Proc Int Conf Manage Serv Sci"},{"key":"ref2","article-title":"From a few cores to many: A Terascale computing research overview","year":"2006","journal-title":"Intel"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref1","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136515"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1614320.1614345"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.14"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"},{"key":"ref41","article-title":"Comparison of power savings based on the use of wireless charging systems & conventional wired power adapters","author":"hui","year":"2009","journal-title":"City Univ of Hong Kong"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/42.1.62"},{"key":"ref25","first-page":"191","article-title":"CMP network-on-chip overlaid with multi-band RF-interconnect","author":"chang","year":"0","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/4359390\/07475919.pdf?arnumber=7475919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,18]],"date-time":"2023-08-18T12:57:30Z","timestamp":1692363450000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7475919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/tpds.2016.2571282","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016]]}}}