{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T01:53:54Z","timestamp":1780883634198,"version":"3.54.1"},"reference-count":104,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,5,1]]},"DOI":"10.1109\/tpds.2016.2623619","type":"journal-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T18:12:51Z","timestamp":1478023971000},"page":"1500-1517","source":"Crossref","is-referenced-by-count":63,"title":["Survey on Real-Time Networks-on-Chip"],"prefix":"10.1109","volume":"28","author":[{"given":"Salma","family":"Hesham","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens","family":"Rettkowski","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Diana","family":"Goehringer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed A.","family":"Abd El Ghany","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"18","article-title":"Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip","author":"lu","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6860691"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2013.6683957"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419828"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Archit"},{"key":"ref30","first-page":"66","article-title":"A function for hard real-time system search-based task mapping optimization","author":"sayuti","year":"0","journal-title":"Proc IEEE 18th Int Symp Real-Time Distrib Comput"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2015.7281739"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377690"},{"key":"ref35","article-title":"Fitting the router characteristics in NoCs to meet QoS requirements","author":"d","year":"0","journal-title":"Proc 20th Annu Conf Integr Circuits Syst Des"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470359"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322893"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9108-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2014.33"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2096520"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"ref24","first-page":"1289","article-title":"Parallel probing: Dynamic and constant time setup procedure in circuit-switching NoC","author":"liu","year":"0","journal-title":"Proc Design Automation and Test in Europe Conf and Exhib"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341515"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492735"},{"key":"ref100","article-title":"International Technology Roadmap for Semiconductors","year":"2012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464954"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.06.005"},{"key":"ref51","first-page":"17","article-title":"A hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications","author":"lusala","year":"0","journal-title":"Proc IEEE Int New Circuits Syst Conf"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.140"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2347921"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732328"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2660992"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2331135"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045488"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.40"},{"key":"ref52","first-page":"1","article-title":"Integrated circuit-packet-switching NoC with efficient circuit setup mechanism","volume":"71","author":"pakdaman","year":"2014","journal-title":"J Supercomputing"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref4","article-title":"Principles and practices of interconnection networks","author":"dally","year":"2003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118244"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2014.07.012"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-3958-1_2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICFCSA.2011.52"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"ref48","first-page":"1090","article-title":"PhaseNoC: TDM scheduling at the virtual-channel level for efficient network traffic isolation","author":"psarras","year":"0","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485972"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081372"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.117"},{"key":"ref43","first-page":"250","article-title":"Ælite: A flit-synchronous network on chip with composable and predictable services","author":"hansson","year":"0","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008198310125"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059093"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861335"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/1601896.1601936"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090730"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232824"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364416"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627607"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654616"},{"key":"ref61","first-page":"3","article-title":"An optimization Algorithm for minimizing energy dissipation in NoC-based hard real-time embedded systems","author":"sayuti","year":"0","journal-title":"Proc Int Conf Real-Time Netw Syst"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.42"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642624"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098590"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-015-9170-0"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/2755559"},{"key":"ref1","article-title":"Intel® many integrated core architecture–advanced","year":"0"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref94","first-page":"524","article-title":"Analysis of power consumption on switch fabrics in network routers","author":"ye","year":"0","journal-title":"Proc 39th Annu Des Autom Conf"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref91","first-page":"1","article-title":"SPEComp: A new benchmark suite for measuring parallel computer performance","author":"aslot","year":"0","journal-title":"Proc Int Workshop OpenMP Appl Tools OpenMP Shared Memory Parallel Program"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0694"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.87"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.217"},{"key":"ref98","year":"0"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref96","article-title":"ORION3.0: A power-performance simulator for interconnection networks","author":"fong","year":"0"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_16"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2012.27"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488780"},{"key":"ref14","first-page":"art. no. 28","article-title":"EDF as an arbitration policy for wormhole-switched priority-preemptive NoCs - myth or fact?","author":"nikoli?","year":"0","journal-title":"Proc 14th Int Conf Embedded Softw"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1016\/j.sysarc.2014.05.002","article-title":"End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration","volume":"60","author":"indrusiak","year":"2014","journal-title":"J Syst Archit"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.85"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480755"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-48727-6_4"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3454-7_4"},{"key":"ref19","article-title":"QoS in Networks-on-Chip - beyond priority and circuit-switching techniques","author":"mello","year":"2007","journal-title":"VLSI-SoC: Advanced Topics on Systems on a Chip"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.4018\/jertcs.2010040101"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.43"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071444"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-0992-6"},{"key":"ref87","first-page":"537","article-title":"Worst-case communication time analysis of networks-on-chip with shared virtual channels","author":"rambo","year":"0","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7894348\/07728147.pdf?arnumber=7728147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:29Z","timestamp":1642003949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7728147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,1]]},"references-count":104,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2016.2623619","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2017,5,1]]}}}