{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:03Z","timestamp":1740133083137,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research (AFOSR)","doi-asserted-by":"publisher","award":["FA9550-14-1-0187"],"award-info":[{"award-number":["FA9550-14-1-0187"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,8,1]]},"DOI":"10.1109\/tpds.2017.2668415","type":"journal-article","created":{"date-parts":[[2017,2,13]],"date-time":"2017-02-13T19:20:05Z","timestamp":1487013605000},"page":"2299-2313","source":"Crossref","is-referenced-by-count":3,"title":["Managing Resource Limitation of Best-Effort HTM"],"prefix":"10.1109","volume":"28","author":[{"given":"Mohamed","family":"Mohamedin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Palmieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Hassan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binoy","family":"Ravindran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"1","article-title":"Applications of the adaptive transactional memory test platform","author":"dice","year":"2008","journal-title":"3rd ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250744"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504203"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35170-9_10"},{"key":"ref37","article-title":"Reduced hardware NOREC: An opaque obstruction-free and privatizing HyTM","author":"matveev","year":"2014","journal-title":"Proc ACM SIGPLAN Workshop Languages Compilers Hardware Support Transactional Comput"},{"key":"ref36","article-title":"Lowering the overhead of nonblocking software transactional memory","author":"marathe","year":"2006","journal-title":"Proc 1st ACM SIGPLAN Workshop Languages Compilers Hardware Support Transactional Comput"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851162"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378583"},{"key":"ref10","first-page":"209","article-title":"Self-tuning intel transactional synchronization extensions","author":"diegues","year":"2014","journal-title":"Proc 11th Int Conf Autonomic Comput"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2755573.2755611"},{"journal-title":"Concurrency Control and Recovery in Database Systems","year":"1987","author":"bernstein","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1145\/1345206.1345233","article-title":"On the correctness of transactional memory","author":"guerraoui","year":"2008","journal-title":"Proc ACM SIGPLAN Symp Principles Practice Parallel Program"},{"key":"ref15","article-title":"Improved single global lock fallback for best-effort hardware transactional memory","author":"calciu","year":"2014","journal-title":"Proc 9th Workshop Trans Comput"},{"key":"ref16","article-title":"Pitfalls of lazy subscription","author":"dice","year":"2014","journal-title":"Proceedings of the 6th Workshop on the Theory of Transactional Memory"},{"key":"ref17","first-page":"35","article-title":"STAMP: Stanford transactional applications for multi-processing","author":"minh","year":"2008","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref18","first-page":"1","article-title":"Eigenbench: A simple exploration tool for orthogonal TM characteristics","author":"hong","year":"2010","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40820-5_26"},{"key":"ref4","first-page":"27","article-title":"Evaluation of AMD’s advanced synchronization facility within a complete transactional memory stack","author":"christie","year":"2010","journal-title":"Proc 5th Eur Conf Comput Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/211414.211427"},{"key":"ref3","first-page":"67","article-title":"NOrec: Streamlining STM by abolishing ownership records","author":"dalessandro","year":"2010","journal-title":"Proc 15th ACM SIGPLAN Symp Principles Practice Parallel Program"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485942"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2928287"},{"key":"ref5","article-title":"Transactional synchronization in haswell","author":"reinders","year":"2012","journal-title":"Intel Software Network"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486188"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628086"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume":"5","author":"harris","year":"2010","journal-title":"Transactional Memory"},{"key":"ref20","article-title":"Reduced hardware lock elision","author":"afek","year":"2014","journal-title":"Proceedings of the 6th Workshop on the Theory of Transactional Memory"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592808"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2611462.2611482"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688506"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345236"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815419"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2755573.2755577"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7979644\/07852519.pdf?arnumber=7852519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,22]],"date-time":"2023-08-22T06:14:12Z","timestamp":1692684852000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7852519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,1]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2668415","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2017,8,1]]}}}