{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:27:58Z","timestamp":1784644078423,"version":"3.55.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"China National High Technologies Research Program","award":["2015AA016601"],"award-info":[{"award-number":["2015AA016601"]}]},{"name":"China Major S&T Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,9,1]]},"DOI":"10.1109\/tpds.2017.2682241","type":"journal-article","created":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T01:27:02Z","timestamp":1489627622000},"page":"2471-2485","source":"Crossref","is-referenced-by-count":23,"title":["Conflict-Free Loop Mapping for Coarse-Grained Reconfigurable Architecture with Multi-Bank Memory"],"prefix":"10.1109","volume":"28","author":[{"given":"Shouyi","family":"Yin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xianqing","family":"Yao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianyi","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dajiang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiangyuan","family":"Gu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1755951.1755892"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.320"},{"key":"ref13","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744831"},{"key":"ref16","first-page":"1","article-title":"Joint loop mapping and data placement for coarse-grained reconfigurable architecture with mulit-bank memory","author":"yin","year":"2016","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref17","first-page":"898","article-title":"A data-flow graph generation algorithm for a coarse-grained reconfigurable processor","author":"yang","year":"2009","journal-title":"Proc IEEE 8th Int Conf ASIC"},{"key":"ref18","article-title":"An overview of the SUIF2 compiler infrastructure","author":"aigner","year":"2000"},{"key":"ref19","article-title":"An introduction to machine SUIF and its portable libraries for analysis and optimization","author":"smith","year":"2002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1599","DOI":"10.1109\/TCAD.2011.2161217","article-title":"High throughput data mapping for coarse-grained reconfigurable architectures","volume":"30","author":"kim","year":"2011","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032519"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2295622"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2474129"},{"key":"ref22","year":"0"},{"key":"ref21","year":"2016"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8003561\/07879331.pdf?arnumber=7879331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:40:31Z","timestamp":1642005631000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7879331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,1]]},"references-count":22,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2682241","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2017,9,1]]}}}