{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:45:08Z","timestamp":1762875908758},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,10,1]]},"DOI":"10.1109\/tpds.2017.2703123","type":"journal-article","created":{"date-parts":[[2017,5,12]],"date-time":"2017-05-12T21:33:22Z","timestamp":1494624802000},"page":"2718-2732","source":"Crossref","is-referenced-by-count":22,"title":["A Clustering Algorithm for Communication-Aware Scheduling of Task Graphs on Multi-Core Reconfigurable Systems"],"prefix":"10.1109","volume":"28","author":[{"given":"Amin","family":"Yoosefi","sequence":"first","affiliation":[]},{"given":"Hamid Reza","family":"Naji","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"0"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/12.895938"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/71.242154"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050158"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014068"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2396069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/905057"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_19"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.9.11.2552-2558"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862650"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2312924"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3182\/20130619-3-RU-3018.00196"},{"key":"ref19","author":"sarkar","year":"1989","journal-title":"Partitioning and Scheduling Parallel Programs for Execution on Multiprocessors"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2016.10.1.9"},{"key":"ref4","year":"0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.05.005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref6","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/9780470121177.ch4"},{"key":"ref5","year":"0"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1465","DOI":"10.1109\/TVLSI.2008.2000974","article-title":"Hardware supported task scheduling on dynamically reconfigurable SoC architectures","volume":"16","author":"pan","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993404"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref9","article-title":"Hardware supported task scheduling on dynamically reconfigurable SoC architectures","author":"pan","year":"2006"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"951","DOI":"10.1109\/71.308533","article-title":"DSC: Scheduling parallel tasks on an unbounded number of processors","volume":"5","author":"tao","year":"1994","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"ref22","article-title":"A general approach to multiprocessor scheduling","author":"kim","year":"1988"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/71.503776"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/71.80160"},{"key":"ref23","first-page":"1","article-title":"A general approach to mapping of parallel computation upon multiprocessor architectures","volume":"3","author":"kim","year":"0","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1206502"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(92)90012-C"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8030254\/07924424.pdf?arnumber=7924424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:55Z","timestamp":1642003495000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7924424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,1]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2703123","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2017,10,1]]}}}