{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T07:55:36Z","timestamp":1770450936854,"version":"3.49.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Laboratory of Electronics and Communications Engineering"},{"DOI":"10.13039\/501100004370","name":"Tampere University of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004370","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","award":["# 258,506"],"award-info":[{"award-number":["# 258,506"]}],"id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]},{"name":"(DEFT: Design of a Highly-parallel Heterogeneous MP-SoC Architecture for Future Wireless Technologis)"},{"name":"Tuula and Yrj\u00f6 Neuvo fund"},{"name":"HPY Research Foundation"},{"DOI":"10.13039\/501100005637","name":"Tekniikan Edist\u00e4miss\u00e4\u00e4ti\u00f6 (TES)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005637","id-type":"DOI","asserted-by":"publisher"}]},{"name":"HiPEAC Collaboration Grant"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,11,1]]},"DOI":"10.1109\/tpds.2017.2706691","type":"journal-article","created":{"date-parts":[[2017,5,19]],"date-time":"2017-05-19T14:31:30Z","timestamp":1495204290000},"page":"3171-3187","source":"Crossref","is-referenced-by-count":19,"title":["Evaluation of a Heterogeneous Multicore Architecture by Design and Test of an OFDM Receiver"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5925-3681","authenticated-orcid":false,"given":"Sajjad","family":"Nouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Waqar","family":"Hussain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","article-title":"Measuring the gap between FPGAs and ASICs","volume":"26","author":"ian","year":"2007","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref32","article-title":"Altera product catalog. 2015","year":"2014"},{"key":"ref31","article-title":"Design implementation and optimization quartus-II handbook version 13.1","year":"2013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1142-5"},{"key":"ref10","first-page":"18","article-title":"Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain recongurable arrays over a network-on-chip","author":"hussain","year":"2014","journal-title":"Proc IEEE 25th Int Conf Appl -Specific Syst Archit Processors"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1054-9"},{"key":"ref12","first-page":"708","article-title":"CREMA, a coarse-grain re-configurable array with mapping adaptiveness","author":"garzia","year":"2009","journal-title":"Proc Int Conf Field Program Logic and Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0642-6"},{"key":"ref14","first-page":"610","article-title":"Definition and SIMD implementation of a multi-processing architecture approach on FPGA","author":"bonnot","year":"2008","journal-title":"Proc Des Autom Test Europe"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364559"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2007.4400469"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5530-0_5"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1201\/9781420011166","article-title":"A Theoretical Introduction to Numerical Analysis","author":"ryaben\u2019kii","year":"2006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1142\/CSP"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228409"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2010.5625562"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442120"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591553"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380681"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref20","first-page":"8","article-title":"A dedicated DMA Logic addressing a time multiplexed memory to reduce the effects of the system buss bottleneck","author":"brunelli","year":"2008","journal-title":"Proc Int Conf Field Program Logic and Appl"},{"key":"ref22","article-title":"OFDM wireless LANs: A theoretical and practical guide","author":"heiskala","year":"0"},{"key":"ref21","first-page":"188","article-title":"A pipelined infrastructure for the distribution of the configuration bitstream in a coarse-grain reconfigurable array","author":"garzia","year":"2008","journal-title":"Proc 4th Int Workshop Reconfig Commun -Centric Syst -Chip"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2015.7364374"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/49.806820"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5222693"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8063268\/07932115.pdf?arnumber=7932115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:22Z","timestamp":1641987562000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7932115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,1]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2706691","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2017,11,1]]}}}