{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:07Z","timestamp":1740133087162,"version":"3.37.3"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Spanish Ministerio de Econom\u00eda y Competitividad (MINECO)","doi-asserted-by":"publisher","award":["TIN2014-62246-EXP","TIN2015-66972-C5-1-R"],"award-info":[{"award-number":["TIN2014-62246-EXP","TIN2015-66972-C5-1-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,11,1]]},"DOI":"10.1109\/tpds.2017.2713778","type":"journal-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T14:26:47Z","timestamp":1496932007000},"page":"3021-3032","source":"Crossref","is-referenced-by-count":7,"title":["A Hardware Approach to Fairly Balance the Inter-Thread Interference in Shared Caches"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9732-4831","authenticated-orcid":false,"given":"Vicent","family":"Selfa","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8630-4846","authenticated-orcid":false,"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Maria E.","family":"Gomez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"ref38","first-page":"1","article-title":"Managing shared L2 caches on multicore systems in\n software","author":"tam","year":"2007","journal-title":"Workshop on the Interaction between Operating Systems and Computer Architecture"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995703"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/11945918_9"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.84"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228482"},{"key":"ref29","first-page":"111","article-title":"Fair cache sharing and\n partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872394"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"ref21","first-page":"295","article-title":"Ginseng: Market-driven LLC allocation","author":"funaro","year":"2016","journal-title":"Proc USENIX Conf USENIX Annu Tech Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2306411"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.48"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254792"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.17"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"ref51"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref54","first-page":"164","article-title":"Balancing thoughput\n and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"journal-title":"NAS Parallel Benchmark Suite","year":"0","key":"ref52"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1997.641291"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370893"},{"journal-title":"ARM Cortex-A57 MPCore Processor Technical Reference Manual","year":"2014","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1275937.1275939"},{"journal-title":"64 and IA-32 Architectures Software Developer's Manual","year":"2015","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400688"},{"journal-title":"Microprocessor Architecture From Simple Pipelines to Chip Multiprocessors","year":"2010","author":"baer","key":"ref46"},{"key":"ref45","first-page":"6","article-title":"Enhancing\n the performance and fairness of shared dram systems with sharing-aware scheduling","author":"wang","year":"2010","journal-title":"Proc 2nd Int Conf Comput Eng Technol"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"journal-title":"The New Commodity Trading Systems and Methods","year":"1987","author":"kaufman","key":"ref47"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2012.88"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.18"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8063268\/07944620.pdf?arnumber=7944620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:22Z","timestamp":1641987562000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7944620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,1]]},"references-count":56,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2713778","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2017,11,1]]}}}