{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T15:46:34Z","timestamp":1747410394618,"version":"3.37.3"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2017,12,1]]},"DOI":"10.1109\/tpds.2017.2740285","type":"journal-article","created":{"date-parts":[[2017,8,15]],"date-time":"2017-08-15T14:19:46Z","timestamp":1502806786000},"page":"3356-3373","source":"Crossref","is-referenced-by-count":13,"title":["Analysis, Classification and Comparison of Scheduling Techniques for Software Transactional Memories"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6136-6303","authenticated-orcid":false,"given":"Pierangelo","family":"Di Sanzo","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542494"},{"journal-title":"Machine Learning","year":"1997","author":"mitchell","key":"ref33"},{"journal-title":"Artificial Intelligence A Modern Approach","year":"2003","author":"russell","key":"ref32"},{"journal-title":"Feedback Control for Computer Systems","year":"2013","author":"janert","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1272998.1273029"},{"article-title":"Lowering the overhead of nonblocking software transactional memory","year":"2006","author":"marathe","key":"ref37"},{"article-title":"Adaptive transaction scheduling for transactional memory systems","year":"2007","author":"yoo","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2014.118"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SASO.2013.35"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224054"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336228"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165164"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2014.11.001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1146381.1146428"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345233"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17653-1_26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15763-9_7"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749718"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.66"},{"key":"ref53","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1145\/2755573.2755578","article-title":"Seer: Probabilistic scheduling for hardware transactional memory","author":"diegues","year":"2015","journal-title":"Proc ACM Symp Parallel Algorithms Arch"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1582716.1582725"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.290"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2012.02.009"},{"key":"ref12","first-page":"125","article-title":"CAR-STM: Scheduling-based collision avoidance and resolution for software transactional memory","author":"dolev","year":"2008","journal-title":"Proc ACM Symp Principles Distributed Computing"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1007\/978-3-540-92990-1_3","article-title":"Steal-on-abort: Dynamic transaction reordering to reduce conflicts in transactional memory","author":"ansari","year":"2009","journal-title":"Proc 4th Int Conf High Performance Embedded Archit Compilers"},{"key":"ref14","first-page":"1","article-title":"RelSTM: A proactive transactional memory scheduley","author":"sainz","year":"2013","journal-title":"Proc 8th ACM SIGPLAN Workshop Trans Comput"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.40"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2014.24"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SASO.2013.35"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.104"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1007\/s10766-012-0205-x","article-title":"Transaction scheduling using dynamic conflict avoidance","volume":"41","author":"niccio","year":"0","journal-title":"Int J Parallel Program"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167495"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_77"},{"key":"ref5","first-page":"64","article-title":"Adaptive concurrency control for transactional memory","author":"ansari","year":"2008","journal-title":"Proc 1st Workshop Programmability Issues Multi-Core Comput"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1138-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2316\/P.2011.719-011"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669133"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.99"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2668930.2688047"},{"key":"ref45","volume":"i","author":"kleinrock","year":"1975","journal-title":"Queueing Systems"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/NCCA.2014.25"},{"article-title":"Software transactional memory should not be obstruction-free","year":"2006","author":"ennals","key":"ref47"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/153724.153733"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.55"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.3233\/HIS-2011-0134"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37658-0_19"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8103836\/08010909.pdf?arnumber=8010909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:28Z","timestamp":1641987568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12,1]]},"references-count":53,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2740285","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2017,12,1]]}}}