{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:33:01Z","timestamp":1758893581595,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministerio de Econom\u00eda y Competitividad (MINECO)"},{"name":"FEDER funds","award":["TIN2015-66972-C5-1-R"],"award-info":[{"award-number":["TIN2015-66972-C5-1-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tpds.2017.2784422","type":"journal-article","created":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T19:58:20Z","timestamp":1513627100000},"page":"1560-1574","source":"Crossref","is-referenced-by-count":8,"title":["PROSA: Protocol-Driven Network on Chip Architecture"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0256-0111","authenticated-orcid":false,"given":"Miguel Gorgues","family":"Alonso","sequence":"first","affiliation":[]},{"given":"Jose","family":"Flich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2010","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667782"},{"key":"ref12","first-page":"11","article-title":"Déjà vu switching for multiplane NoCs","author":"abousamra","year":"2012","journal-title":"Proc 6th IEEE\/ACM Int Symp Netw Chip"},{"year":"2013","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"ref15","first-page":"9","article-title":"Analysis of dynamic voltage scaling for system level energy management","author":"dhiman","year":"2008","journal-title":"Proc Conf Power Aware Comput Syst"},{"journal-title":"Principles and Practices of Interconnection","year":"2004","author":"dally","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369508"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488778"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.47"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"613","DOI":"10.7873\/DATE.2015.0894","article-title":"Coherence based message prediction for optically interconnected chip multiprocessors","author":"van laer","year":"2015","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"908","DOI":"10.7873\/DATE.2015.0944","article-title":"A hybrid packet\/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors","author":"mazloumi","year":"2015","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.40"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01733-9","author":"sorin","year":"2011","journal-title":"A Primer on Memory Consistency and Cache Coherence"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref22","first-page":"1289","article-title":"Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC","author":"liu","year":"2012","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref21","first-page":"73","article-title":"Flit-reservation flow control","author":"peh","year":"2000","journal-title":"Proc Int Symp High-Perform Comput Arch"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.273"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579322"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380475"},{"key":"ref25","first-page":"17:1","article-title":"User cooperation network coding approach for NoC performance improvement","author":"xue","year":"2015","journal-title":"Proc Int Symp Netw -on-Chip"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8383623\/08219740.pdf?arnumber=8219740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T01:17:12Z","timestamp":1693358232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8219740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":27,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2784422","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}